{"id":"https://openalex.org/W2948425324","doi":"https://doi.org/10.1109/access.2019.2920885","title":"A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks","display_name":"A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2948425324","doi":"https://doi.org/10.1109/access.2019.2920885","mag":"2948425324"},"language":"en","primary_location":{"id":"doi:10.1109/access.2019.2920885","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2920885","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2019.2920885","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060288207","display_name":"Leandro D. Medus","orcid":"https://orcid.org/0000-0003-4606-9014"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Leandro D. Medus","raw_affiliation_strings":["Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041100553","display_name":"Taras Iakymchuk","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Taras Iakymchuk","raw_affiliation_strings":["Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026710043","display_name":"Jose V. Franc\u00e9s-V\u00edllora","orcid":"https://orcid.org/0000-0003-2796-9682"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Vicente Frances-Villora","raw_affiliation_strings":["Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033239924","display_name":"Manuel Bataller\u2010Mompe\u00e1n","orcid":"https://orcid.org/0000-0002-3091-8184"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Bataller-Mompean","raw_affiliation_strings":["Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047216377","display_name":"Alfredo Rosado-Mu\u00f1oz","orcid":"https://orcid.org/0000-0002-0429-0573"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alfredo Rosado-Munoz","raw_affiliation_strings":["Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain"],"raw_orcid":"https://orcid.org/0000-0002-0429-0573","affiliations":[{"raw_affiliation_string":"Group for Processing and Digital Design, Universitat de Valencia, Burjassot, Spain","institution_ids":["https://openalex.org/I16097986"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16097986"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":5.2384,"has_fulltext":false,"cited_by_count":67,"citation_normalized_percentile":{"value":0.96182004,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"7","issue":null,"first_page":"76084","last_page":"76103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7972713708877563},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6043054461479187},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.561404287815094},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5410804152488708},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.49651890993118286},{"id":"https://openalex.org/keywords/feedforward-neural-network","display_name":"Feedforward neural network","score":0.45997121930122375},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4465649425983429},{"id":"https://openalex.org/keywords/activation-function","display_name":"Activation function","score":0.44347521662712097},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41511255502700806},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39967456459999084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32715925574302673},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2155354619026184},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11892843246459961}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7972713708877563},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6043054461479187},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.561404287815094},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5410804152488708},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.49651890993118286},{"id":"https://openalex.org/C47702885","wikidata":"https://www.wikidata.org/wiki/Q5441227","display_name":"Feedforward neural network","level":3,"score":0.45997121930122375},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4465649425983429},{"id":"https://openalex.org/C38365724","wikidata":"https://www.wikidata.org/wiki/Q4677469","display_name":"Activation function","level":3,"score":0.44347521662712097},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41511255502700806},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39967456459999084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32715925574302673},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2155354619026184},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11892843246459961},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2019.2920885","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2920885","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:dnet:roderic_____::2eada0b54fc080a47675f9b4123b45f0","is_oa":true,"landing_page_url":"https://hdl.handle.net/10550/74123","pdf_url":null,"source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Medus, Leandro Daniel Iakymchuk, Taras Franc\u00e9s Villora, Jos\u00e9 Vicente Bataller Mompean, Manuel Rosado Mu\u00f1oz, Alfredo 2019 A Novel Systolic Parallel Hardware Architecture for the FPGA Acceleration of Feedforward Neural Networks Ieee Access 7 76084 76103","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:doaj.org/article:3025a9b91ab74687b078d3109097f600","is_oa":true,"landing_page_url":"https://doaj.org/article/3025a9b91ab74687b078d3109097f600","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 7, Pp 76084-76103 (2019)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2019.2920885","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2920885","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":63,"referenced_works":["https://openalex.org/W224374182","https://openalex.org/W842597827","https://openalex.org/W1474440726","https://openalex.org/W1576462183","https://openalex.org/W1601795611","https://openalex.org/W1680651345","https://openalex.org/W1841592590","https://openalex.org/W1959608418","https://openalex.org/W1981976602","https://openalex.org/W1994175235","https://openalex.org/W1998379075","https://openalex.org/W2044702567","https://openalex.org/W2048438819","https://openalex.org/W2076063813","https://openalex.org/W2082351840","https://openalex.org/W2086145738","https://openalex.org/W2100495367","https://openalex.org/W2110798204","https://openalex.org/W2136922672","https://openalex.org/W2138857742","https://openalex.org/W2162800060","https://openalex.org/W2187281534","https://openalex.org/W2202063965","https://openalex.org/W2210781548","https://openalex.org/W2212589165","https://openalex.org/W2276069931","https://openalex.org/W2296560196","https://openalex.org/W2321032470","https://openalex.org/W2322808252","https://openalex.org/W2334805829","https://openalex.org/W2339190980","https://openalex.org/W2343564958","https://openalex.org/W2348794409","https://openalex.org/W2465501996","https://openalex.org/W2475840367","https://openalex.org/W2520348868","https://openalex.org/W2531427465","https://openalex.org/W2538756378","https://openalex.org/W2586911278","https://openalex.org/W2592844773","https://openalex.org/W2613634265","https://openalex.org/W2727768036","https://openalex.org/W2766736793","https://openalex.org/W2769693685","https://openalex.org/W2787175971","https://openalex.org/W2790535283","https://openalex.org/W2883112362","https://openalex.org/W2900362930","https://openalex.org/W2964004835","https://openalex.org/W2997574889","https://openalex.org/W4242081434","https://openalex.org/W4292154685","https://openalex.org/W4300769538","https://openalex.org/W6638783484","https://openalex.org/W6640963894","https://openalex.org/W6676481782","https://openalex.org/W6680300913","https://openalex.org/W6681096077","https://openalex.org/W6682610290","https://openalex.org/W6686999899","https://openalex.org/W6687816896","https://openalex.org/W6725411060","https://openalex.org/W6737658843"],"related_works":["https://openalex.org/W2115072676","https://openalex.org/W2998088892","https://openalex.org/W2045727192","https://openalex.org/W4311212821","https://openalex.org/W1529660427","https://openalex.org/W2102065768","https://openalex.org/W4390752998","https://openalex.org/W2014323024","https://openalex.org/W1943918598","https://openalex.org/W2158578859"],"abstract_inverted_index":{"New":[0],"chips":[1],"for":[2,10,184,195,250,258],"machine":[3],"learning":[4],"applications":[5,164],"appear,":[6],"they":[7],"are":[8,202],"tuned":[9],"a":[11,101,118,178,212,227,259,266,297],"specific":[12],"topology,":[13],"being":[14],"efficient":[15,42],"by":[16,311],"using":[17],"highly":[18],"parallel":[19],"designs":[20],"at":[21],"the":[22,32,64,135,140,151,171,185,239,245,286,312],"cost":[23],"of":[24,35,54,103,121,142,146,153,262,289],"high":[25],"power":[26],"or":[27,309],"large":[28],"complex":[29],"devices.":[30],"However,":[31],"computational":[33],"demands":[34],"deep":[36],"neural":[37,50,79,122],"networks":[38],"require":[39],"flexible":[40],"and":[41,58,85,94,100,165,193,199,252],"hardware":[43,69,75,106],"architectures":[44],"able":[45],"to":[46,68,226,278,291,305],"fit":[47],"different":[48],"applications,":[49],"network":[51,80,197],"types,":[52],"number":[53,102,141,152],"inputs,":[55],"outputs,":[56],"layers,":[57,99],"units":[59,97,133],"in":[60,98,134,162,211,244,296],"each":[61],"layer,":[62,137],"making":[63],"migration":[65],"from":[66],"software":[67],"easy.":[70],"This":[71,155],"paper":[72],"describes":[73],"novel":[74],"implementing":[76,285],"any":[77],"feedforward":[78],"(FFNN):":[81],"multilayer":[82,287],"perceptron,":[83],"autoencoder,":[84],"logistic":[86],"regression.":[87],"The":[88,105,144,204,215,272,300],"architecture":[89,157,205,274,301],"admits":[90],"an":[91,160],"arbitrary":[92],"input":[93],"output":[95],"number,":[96],"layers.":[104,143],"combines":[107],"matrix":[108],"algebra":[109],"concepts":[110],"with":[111,150],"serial-parallel":[112],"computation.":[113],"It":[114],"is":[115,188],"based":[116],"on":[117],"systolic":[119],"ring":[120,315],"processing":[123],"elements":[124],"(NPE),":[125],"only":[126],"requiring":[127],"as":[128,131,159],"many":[129],"NPEs":[130],"neuron":[132],"largest":[136],"no":[138],"matter":[139],"use":[145],"resources":[147],"grows":[148],"linearly":[149],"NPEs.":[154],"versatile":[156],"serves":[158],"accelerator":[161],"real-time":[163,260],"its":[166],"size":[167,235],"does":[168,236],"not":[169,237],"affect":[170,238],"system":[172],"clock":[173,209],"frequency.":[174],"Unlike":[175],"most":[176],"approaches,":[177],"single":[179,298],"activation":[180,200],"function":[181],"block":[182],"(AFB)":[183],"whole":[186],"FFNN":[187,249,288],"required.":[189],"Performance,":[190],"resource":[191],"usage,":[192],"accuracy":[194],"several":[196],"topologies":[198],"functions":[201],"evaluated.":[203],"reaches":[206],"550":[207],"MHz":[208],"speed":[210],"Virtex7":[213],"FPGA.":[214],"proposed":[216,273],"implementation":[217],"uses":[218],"18-bit":[219],"fixed":[220],"point":[221,229],"achieving":[222],"similar":[223],"classification":[224],"performance":[225],"floating":[228],"approach.":[230],"A":[231],"reduced":[232],"weight":[233],"bit":[234],"accuracy,":[240],"allowing":[241],"more":[242],"weights":[243],"same":[246],"memory.":[247],"Different":[248],"Iris":[251],"MNIST":[253],"datasets":[254],"were":[255],"evaluated":[256],"and,":[257],"application":[261],"abnormal":[263],"cardiac":[264],"detection,":[265],"${\\hspace{-0.112em}\\times":[267],"\\hspace{-0.112em}}256$":[268],"acceleration":[269],"was":[270],"achieved.":[271],"can":[275,302],"perform":[276],"up":[277,290],"1980":[279],"Giga":[280],"operations":[281],"per":[282,294],"second":[283],"(GOPS),":[284],"3600":[292],"neurons":[293],"layer":[295],"chip.":[299],"be":[303],"extended":[304],"bigger":[306],"capacity":[307],"devices":[308],"multi-chip":[310],"simple":[313],"NPE":[314],"extension.":[316]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":2}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}