{"id":"https://openalex.org/W2936407762","doi":"https://doi.org/10.1109/access.2019.2911653","title":"Fine-Grained Communication-Aware Task Scheduling Approach for Acyclic and Cyclic Applications on MPSoCs","display_name":"Fine-Grained Communication-Aware Task Scheduling Approach for Acyclic and Cyclic Applications on MPSoCs","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2936407762","doi":"https://doi.org/10.1109/access.2019.2911653","mag":"2936407762"},"language":"en","primary_location":{"id":"doi:10.1109/access.2019.2911653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2911653","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08692360.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08692360.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100768452","display_name":"Kai Huang","orcid":"https://orcid.org/0000-0003-0359-7810"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Kai Huang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021783986","display_name":"Xiaowen Jiang","orcid":"https://orcid.org/0000-0002-6283-2262"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowen Jiang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017537432","display_name":"Haitian Jiang","orcid":"https://orcid.org/0000-0001-8215-166X"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haitian Jiang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100327757","display_name":"Xiaomeng Zhang","orcid":"https://orcid.org/0000-0002-2593-2969"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaomeng Zhang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007223576","display_name":"Min Yu","orcid":"https://orcid.org/0000-0002-0538-7297"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Min Yu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100329480","display_name":"Rongjie Yan","orcid":"https://orcid.org/0000-0001-5225-6268"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210128818","display_name":"Institute of Software","ror":"https://ror.org/033dfsn42","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210128818"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rongjie Yan","raw_affiliation_strings":["State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences, Beijing, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Computer Science, Institute of Software, Chinese Academy of Sciences, Beijing, China","institution_ids":["https://openalex.org/I4210128818","https://openalex.org/I19820366"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101586250","display_name":"Xiaolang Yan","orcid":"https://orcid.org/0000-0003-2284-3036"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaolang Yan","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100768452"],"corresponding_institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.03484298,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"7","issue":null,"first_page":"54372","last_page":"54389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10551","display_name":"Scheduling and Optimization Algorithms","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8608033657073975},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6715908646583557},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.6579922437667847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5916322469711304},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5321727395057678},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5030412077903748},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.4571930468082428},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4319230020046234},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4263985753059387},{"id":"https://openalex.org/keywords/directed-acyclic-graph","display_name":"Directed acyclic graph","score":0.4210628569126129},{"id":"https://openalex.org/keywords/task-switching","display_name":"Task switching","score":0.41601794958114624},{"id":"https://openalex.org/keywords/fixed-priority-pre-emptive-scheduling","display_name":"Fixed-priority pre-emptive scheduling","score":0.41084954142570496},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33538973331451416},{"id":"https://openalex.org/keywords/rate-monotonic-scheduling","display_name":"Rate-monotonic scheduling","score":0.3300853967666626},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.2625960111618042},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1308504045009613},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1235395073890686},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.08700576424598694},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.0841539204120636}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8608033657073975},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6715908646583557},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.6579922437667847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5916322469711304},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5321727395057678},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5030412077903748},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.4571930468082428},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4319230020046234},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4263985753059387},{"id":"https://openalex.org/C74197172","wikidata":"https://www.wikidata.org/wiki/Q1195339","display_name":"Directed acyclic graph","level":2,"score":0.4210628569126129},{"id":"https://openalex.org/C93500599","wikidata":"https://www.wikidata.org/wiki/Q7687352","display_name":"Task switching","level":3,"score":0.41601794958114624},{"id":"https://openalex.org/C122141398","wikidata":"https://www.wikidata.org/wiki/Q5456330","display_name":"Fixed-priority pre-emptive scheduling","level":5,"score":0.41084954142570496},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33538973331451416},{"id":"https://openalex.org/C127456818","wikidata":"https://www.wikidata.org/wiki/Q238879","display_name":"Rate-monotonic scheduling","level":4,"score":0.3300853967666626},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.2625960111618042},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1308504045009613},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1235395073890686},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.08700576424598694},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0841539204120636},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2019.2911653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2911653","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08692360.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:553a3aed245841569ec19cc780a6d062","is_oa":true,"landing_page_url":"https://doaj.org/article/553a3aed245841569ec19cc780a6d062","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 7, Pp 54372-54389 (2019)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2019.2911653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2911653","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08692360.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2936407762.pdf","grobid_xml":"https://content.openalex.org/works/W2936407762.grobid-xml"},"referenced_works_count":41,"referenced_works":["https://openalex.org/W168514861","https://openalex.org/W779472621","https://openalex.org/W1037867572","https://openalex.org/W1964225254","https://openalex.org/W1982394776","https://openalex.org/W1984058114","https://openalex.org/W1986239736","https://openalex.org/W1994549753","https://openalex.org/W1997723274","https://openalex.org/W2018404774","https://openalex.org/W2030065083","https://openalex.org/W2034919502","https://openalex.org/W2037984290","https://openalex.org/W2042579101","https://openalex.org/W2043321859","https://openalex.org/W2045141560","https://openalex.org/W2045929616","https://openalex.org/W2067124271","https://openalex.org/W2079245724","https://openalex.org/W2087656024","https://openalex.org/W2090066236","https://openalex.org/W2092784643","https://openalex.org/W2095930915","https://openalex.org/W2099736035","https://openalex.org/W2106076593","https://openalex.org/W2114577378","https://openalex.org/W2135063076","https://openalex.org/W2141530382","https://openalex.org/W2149294210","https://openalex.org/W2154635391","https://openalex.org/W2166921037","https://openalex.org/W2172250608","https://openalex.org/W2201299402","https://openalex.org/W2318454936","https://openalex.org/W2343962288","https://openalex.org/W2531066219","https://openalex.org/W2611999897","https://openalex.org/W2725795141","https://openalex.org/W2727289247","https://openalex.org/W2806120045","https://openalex.org/W4250661686"],"related_works":["https://openalex.org/W1545991362","https://openalex.org/W3184267879","https://openalex.org/W2545511463","https://openalex.org/W2167574351","https://openalex.org/W4300092030","https://openalex.org/W1935185185","https://openalex.org/W2731107721","https://openalex.org/W1526709096","https://openalex.org/W177179517","https://openalex.org/W2912206708"],"abstract_inverted_index":{"Fine-grained":[0],"task":[1,64],"models":[2,16],"can":[3],"exploit":[4],"parallelism":[5],"to":[6,107,136],"achieve":[7],"high":[8],"performance":[9,133],"for":[10,74,111],"multiprocessor":[11],"system-on-chip":[12],"(MPSoC).":[13],"However,":[14],"fine-grained":[15,45,62,82],"face":[17],"the":[18,28,35,44,81,123,127,130],"issues":[19],"of":[20,43,129],"high-communication":[21],"overhead":[22],"and":[23,27,49,55,58,76,99,119],"difficult":[24],"scheduling":[25,65,70,89,102],"decisions,":[26],"two":[29],"challenges":[30],"are":[31],"inter-dependent.":[32],"To":[33],"address":[34],"issues,":[36],"this":[37],"paper":[38],"gives":[39],"a":[40,60],"full":[41],"analysis":[42],"communication":[46,50,72],"optimization":[47],"technique":[48],"pipeline,":[51],"from":[52],"both":[53,117],"time":[54,106],"topology":[56],"perspectives,":[57],"proposes":[59],"static":[61],"communication-aware":[63],"(FCATS)":[66],"approach,":[67],"which":[68],"integrates":[69],"with":[71,90,103,116],"pipeline":[73],"acyclic":[75],"cyclic":[77],"applications":[78],"based":[79],"on":[80,122,132],"Simulink":[83],"model.":[84],"The":[85,113],"approach":[86,131],"contains":[87],"search-based":[88],"high-quality":[91],"solutions":[92],"utilizing":[93],"genetic":[94],"algorithm-integer":[95],"linear":[96],"programming":[97],"(GA-ILP)":[98],"hybrid":[100],"GA-heuristic":[101],"short":[104],"solving":[105],"meet":[108],"different":[109],"demands":[110],"users.":[112],"experimental":[114],"results":[115],"synthetic":[118],"real-life":[120],"benchmarks":[121],"4/8/16-CPU":[124],"platform":[125],"demonstrate":[126],"efficiency":[128],"improvements":[134],"compared":[135],"previous":[137],"works.":[138]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}