{"id":"https://openalex.org/W2940821691","doi":"https://doi.org/10.1109/access.2019.2910391","title":"OpenCL Implementation of FPGA-Based Signal Generation and Measurement","display_name":"OpenCL Implementation of FPGA-Based Signal Generation and Measurement","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2940821691","doi":"https://doi.org/10.1109/access.2019.2910391","mag":"2940821691"},"language":"en","primary_location":{"id":"doi:10.1109/access.2019.2910391","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2910391","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2019.2910391","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074290432","display_name":"Iman Firmansyah","orcid":"https://orcid.org/0000-0001-5180-8964"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Iman Firmansyah","raw_affiliation_strings":["Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Japan","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060442383","display_name":"Yoshiki Yamaguchi","orcid":"https://orcid.org/0000-0001-9744-8271"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiki Yamaguchi","raw_affiliation_strings":["Faculty of Engineering, Information and Systems, University of Tsukuba, Tsukuba, Japan"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Information and Systems, University of Tsukuba, Tsukuba, Japan","institution_ids":["https://openalex.org/I146399215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5074290432"],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.6847,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.66778728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"7","issue":null,"first_page":"48849","last_page":"48859"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8920310735702515},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8429239988327026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49416735768318176},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.46801435947418213},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4619946777820587},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.43939024209976196},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4310978651046753},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.43061283230781555},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41624921560287476}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8920310735702515},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8429239988327026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49416735768318176},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.46801435947418213},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4619946777820587},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.43939024209976196},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4310978651046753},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.43061283230781555},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41624921560287476},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2019.2910391","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2910391","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:7b117425b45b426097e7b5beed6da519","is_oa":true,"landing_page_url":"https://doaj.org/article/7b117425b45b426097e7b5beed6da519","pdf_url":null,"source":{"id":"https://openalex.org/S112646816","display_name":"SHILAP Revista de lepidopterolog\u00eda","issn_l":"0300-5267","issn":["0300-5267","2340-4078"],"is_oa":true,"is_in_doaj":true,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 7, Pp 48849-48859 (2019)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2019.2910391","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2910391","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G6882970198","display_name":null,"funder_award_id":"JP17H01707","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1578462120","https://openalex.org/W2013765583","https://openalex.org/W2029572314","https://openalex.org/W2053488952","https://openalex.org/W2068639518","https://openalex.org/W2073440481","https://openalex.org/W2118950679","https://openalex.org/W2122862680","https://openalex.org/W2187152255","https://openalex.org/W2210176665","https://openalex.org/W2264337508","https://openalex.org/W2511754039","https://openalex.org/W2518118925","https://openalex.org/W2529422730","https://openalex.org/W2529513625","https://openalex.org/W2534737603","https://openalex.org/W2539907776","https://openalex.org/W2555861474","https://openalex.org/W2588811848","https://openalex.org/W2589329959","https://openalex.org/W2610480027","https://openalex.org/W2740087560","https://openalex.org/W2766276575","https://openalex.org/W2772943635","https://openalex.org/W2781735277","https://openalex.org/W2783189126","https://openalex.org/W2785874054","https://openalex.org/W2792607068","https://openalex.org/W2795267666","https://openalex.org/W2801315913","https://openalex.org/W2883244673","https://openalex.org/W2892592945","https://openalex.org/W2963721358","https://openalex.org/W3100822741","https://openalex.org/W6693180885","https://openalex.org/W6728861818"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2998132311","https://openalex.org/W2083269738","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2142612171","https://openalex.org/W4378695296","https://openalex.org/W2403780843","https://openalex.org/W2416897075"],"abstract_inverted_index":{"Signal":[0],"generation":[1,167,217],"and":[2,21,33,40,102,168,197,216],"measurement":[3,215],"have":[4,155,171],"been":[5],"widely":[6],"used":[7,212],"in":[8,18,190],"many":[9],"engineering":[10],"applications,":[11],"such":[12,114],"as":[13,115],"for":[14,70,80,105,129,165,213],"creating":[15],"test":[16],"signals":[17],"radar,":[19],"communication,":[20],"software-defined":[22],"radio.":[23],"In":[24,151],"field":[25],"programmable":[26],"gate":[27],"array":[28],"(FPGA)":[29],"design,":[30,137],"to":[31,52,135,145,193,200],"generate":[32],"measure":[34],"an":[35,54,59,100,163],"analog":[36],"signal,":[37],"compatible":[38],"software":[39],"hardware":[41,46,149,181],"interfaces":[42],"are":[43,73],"required.":[44],"Traditionally,":[45],"description":[47],"language":[48],"(HDL)":[49],"is":[50,68,78,99,188],"required":[51],"program":[53],"FPGA.":[55,121],"HDL":[56,136],"programming":[57,161],"provides":[58],"efficient":[60],"logic":[61],"resource":[62],"with":[63,178],"low":[64],"latency.":[65],"However,":[66,133],"it":[67,90],"time-consuming":[69],"designs":[71],"that":[72,175,208],"more":[74],"complex.":[75],"Currently,":[76],"OpenCL":[77,83,98,122,138,160,173,184,202,209],"implemented":[79],"FPGA":[81,86,148,164,180],"programming.":[82],"reduces":[84],"the":[85,92,96,107,130,147,157,179,191,201],"development":[87],"time":[88],"because":[89],"increases":[91],"abstraction":[93],"level":[94],"of":[95,159],"code.":[97],"open":[101],"royalty-free":[103],"framework":[104],"accelerating":[106],"algorithm":[108],"executed":[109],"on":[110,124,162],"a":[111,116,142],"heterogeneous":[112],"system,":[113],"GPU,":[117],"CPU,":[118],"DSP,":[119],"or":[120],"implementation":[123,158],"FPGAs":[125],"yields":[126],"high-performance":[127],"results":[128,206],"computation":[131],"process.":[132],"compared":[134],"does":[139],"not":[140],"provide":[141],"particular":[143],"function":[144],"access":[146],"directly.":[150,182],"this":[152],"paper,":[153],"we":[154],"demonstrated":[156],"signal":[166,214],"measurement.":[169],"We":[170],"developed":[172],"components":[174],"can":[176,210],"interact":[177],"An":[183],"I/O":[185],"channel":[186],"extension":[187],"employed":[189],"kernel":[192],"read":[194],"data":[195,199],"from":[196],"write":[198],"components.":[203],"The":[204],"experimental":[205],"indicate":[207],"be":[211],"using":[218],"FPGAs.":[219]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}