{"id":"https://openalex.org/W2912607283","doi":"https://doi.org/10.1109/access.2019.2893909","title":"Fast, Area & Energy Efficient Supergate Design With Multi-Output & Multi-Functional CDM Cells","display_name":"Fast, Area & Energy Efficient Supergate Design With Multi-Output & Multi-Functional CDM Cells","publication_year":2019,"publication_date":"2019-01-01","ids":{"openalex":"https://openalex.org/W2912607283","doi":"https://doi.org/10.1109/access.2019.2893909","mag":"2912607283"},"language":"en","primary_location":{"id":"doi:10.1109/access.2019.2893909","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2893909","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08633985.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08633985.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051431139","display_name":"Tooraj Nikoubin","orcid":"https://orcid.org/0000-0003-1724-3503"},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tooraj Nikoubin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-1724-3503","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036065923","display_name":"hareesh-reddy basireddy","orcid":null},"institutions":[{"id":"https://openalex.org/I12315562","display_name":"Texas Tech University","ror":"https://ror.org/0405mnx93","country_code":"US","type":"education","lineage":["https://openalex.org/I12315562"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hareesh-Reddy Basireddy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas Tech University, Lubbock, TX, USA","institution_ids":["https://openalex.org/I12315562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I12315562"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.00763449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"7","issue":null,"first_page":"17312","last_page":"17327"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6301534175872803},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6108953952789307},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5046166181564331},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.485099196434021},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.4595533609390259},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45303213596343994},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.45252835750579834},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4503544270992279},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44926756620407104},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.42618095874786377},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4204905927181244},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.41744449734687805},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41613101959228516},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.41257569193840027},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4001203775405884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23358118534088135},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.21650341153144836},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2120385468006134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16577357053756714},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14808377623558044},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11903038620948792}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6301534175872803},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6108953952789307},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5046166181564331},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.485099196434021},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.4595533609390259},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45303213596343994},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.45252835750579834},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4503544270992279},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44926756620407104},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.42618095874786377},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4204905927181244},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.41744449734687805},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41613101959228516},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.41257569193840027},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4001203775405884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23358118534088135},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.21650341153144836},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2120385468006134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16577357053756714},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14808377623558044},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11903038620948792},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2019.2893909","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2893909","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08633985.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:7c6e4027e21d434d927f797f29e09234","is_oa":true,"landing_page_url":"https://doaj.org/article/7c6e4027e21d434d927f797f29e09234","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 7, Pp 17312-17327 (2019)","raw_type":"article"},{"id":"pmh:oai:ttu-ir.tdl.org:2346/95311","is_oa":true,"landing_page_url":"https://hdl.handle.net/2346/95311","pdf_url":null,"source":{"id":"https://openalex.org/S4306402519","display_name":"ThinkTech (Texas Tech University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I12315562","host_organization_name":"Texas Tech University","host_organization_lineage":["https://openalex.org/I12315562"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"doi:10.1109/access.2019.2893909","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2019.2893909","pdf_url":"https://ieeexplore.ieee.org/ielx7/6287639/8600701/08633985.pdf","source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2912607283.pdf","grobid_xml":"https://content.openalex.org/works/W2912607283.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1532830193","https://openalex.org/W1546585099","https://openalex.org/W1976534270","https://openalex.org/W1988068558","https://openalex.org/W2015987974","https://openalex.org/W2017962632","https://openalex.org/W2018989845","https://openalex.org/W2024106453","https://openalex.org/W2031298013","https://openalex.org/W2033704098","https://openalex.org/W2040537281","https://openalex.org/W2078264763","https://openalex.org/W2141516637","https://openalex.org/W2144613608","https://openalex.org/W2157024459","https://openalex.org/W2159683499","https://openalex.org/W2519689256","https://openalex.org/W2594599222","https://openalex.org/W2801856978","https://openalex.org/W6726503674"],"related_works":["https://openalex.org/W2045408571","https://openalex.org/W2799803723","https://openalex.org/W2808428854","https://openalex.org/W2577477803","https://openalex.org/W2991342931","https://openalex.org/W1965232212","https://openalex.org/W2772390328","https://openalex.org/W1995592656","https://openalex.org/W2623440917","https://openalex.org/W2111751849"],"abstract_inverted_index":{"Transistor":[0],"network":[1],"optimization":[2],"is":[3,29,102],"an":[4],"effective":[5],"way":[6],"of":[7,21,33,62,67,142,188],"improving":[8,120,185],"the":[9,16,22,30,34,37,50,56,59,63,65,70,84,89,95,109,116,143,156,181,186,192],"VLSI":[10],"circuit":[11,121,182],"design.":[12,25,93],"Recent":[13],"papers":[14],"demonstrate":[15],"graph-based":[17],"or":[18],"library-based":[19],"methodologies":[20],"supergate":[23],"(SG)":[24],"This":[26],"design":[27,32,97,111,117,126],"approach":[28,107],"direct":[31],"functions":[35,190],"at":[36],"transistor":[38,57],"level":[39],"that":[40],"can":[41,128,178],"provide":[42],"circuits":[43],"with":[44,49,112,147,169],"fewer":[45],"transistors":[46,68],"when":[47],"compared":[48],"conventional":[51,148],"methods.":[52],"In":[53],"addition":[54],"to":[55],"count,":[58],"symmetry":[60],"structure":[61,171],"circuit,":[64],"number":[66,187],"on":[69,155],"critical":[71],"path,":[72],"and":[73,75,135,160,163,174],"multi-outputs":[74],"multi-functional":[76,136,175],"cells":[77,146,150,168],"are":[78,172],"considered":[79],"in":[80,115],"this":[81],"paper,":[82],"as":[83,104],"three":[85],"crucial":[86],"parameters":[87],"for":[88,108,119],"efficient":[90],"SG":[91,110,138,149],"cell":[92,96,193],"Thus,":[94],"methodology":[98,127],"(CDM)":[99],"logic":[100],"style":[101],"used":[103],"a":[105,130,152],"new":[106],"some":[113],"changes":[114],"flow":[118],"characteristics.":[122],"The":[123,140,165],"proposed":[124,144,166],"CDM-SG":[125,145,167],"produce":[129],"single":[131],"output,":[132,134],"complementary":[133],"output":[137,189],"cells.":[139],"comparison":[141],"shows":[151],"significant":[153],"improvement":[154],"layout":[157],"area,":[158],"power":[159],"energy":[161],"consumption,":[162],"speed.":[164],"spiral":[170],"multi-output":[173],"cells,":[176],"which":[177],"significantly":[179],"improve":[180],"characteristics":[183],"by":[184],"over":[191],"area.":[194]},"counts_by_year":[{"year":2026,"cited_by_count":3}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2019-02-21T00:00:00"}