{"id":"https://openalex.org/W2589329959","doi":"https://doi.org/10.1109/access.2017.2671881","title":"Efficient FPGA Implementation of OpenCL High-Performance Computing Applications via High-Level Synthesis","display_name":"Efficient FPGA Implementation of OpenCL High-Performance Computing Applications via High-Level Synthesis","publication_year":2017,"publication_date":"2017-01-01","ids":{"openalex":"https://openalex.org/W2589329959","doi":"https://doi.org/10.1109/access.2017.2671881","mag":"2589329959"},"language":"en","primary_location":{"id":"doi:10.1109/access.2017.2671881","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2017.2671881","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2017.2671881","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037596497","display_name":"Fahad Bin Muslim","orcid":"https://orcid.org/0000-0002-4153-360X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Fahad Bin Muslim","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-4153-360X","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100733564","display_name":"Liang Ma","orcid":"https://orcid.org/0000-0002-3048-5112"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Liang Ma","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-3048-5112","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026581196","display_name":"Mehdi Roozmeh","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mehdi Roozmeh","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037596497"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":10.1744,"has_fulltext":false,"cited_by_count":93,"citation_normalized_percentile":{"value":0.98917175,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"5","issue":null,"first_page":"2747","last_page":"2762"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8656482100486755},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.837550163269043},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6303567886352539},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.587212085723877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5131414532661438},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.5067782998085022},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.445410817861557},{"id":"https://openalex.org/keywords/variety","display_name":"Variety (cybernetics)","score":0.42553552985191345},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41552963852882385}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8656482100486755},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.837550163269043},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6303567886352539},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.587212085723877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5131414532661438},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.5067782998085022},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.445410817861557},{"id":"https://openalex.org/C136197465","wikidata":"https://www.wikidata.org/wiki/Q1729295","display_name":"Variety (cybernetics)","level":2,"score":0.42553552985191345},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41552963852882385},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2017.2671881","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2017.2671881","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:0e2d900e43654f33b6e6c1fb7fb99c96","is_oa":true,"landing_page_url":"https://doaj.org/article/0e2d900e43654f33b6e6c1fb7fb99c96","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 5, Pp 2747-2762 (2017)","raw_type":"article"},{"id":"pmh:oai:porto.polito.it:2669854","is_oa":false,"landing_page_url":"http://porto.polito.it/2669854/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:2169-3536","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2017.2671881","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2017.2671881","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G2629925963","display_name":null,"funder_award_id":"H2020-ICT-671632","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W594283781","https://openalex.org/W780656674","https://openalex.org/W1014362287","https://openalex.org/W1518139028","https://openalex.org/W1972953736","https://openalex.org/W1984222112","https://openalex.org/W1988553127","https://openalex.org/W1991297274","https://openalex.org/W1999085092","https://openalex.org/W2022502450","https://openalex.org/W2028960610","https://openalex.org/W2030081822","https://openalex.org/W2080592089","https://openalex.org/W2084904613","https://openalex.org/W2106198262","https://openalex.org/W2119870780","https://openalex.org/W2124592110","https://openalex.org/W2148802605","https://openalex.org/W2165011274","https://openalex.org/W2199661987","https://openalex.org/W2266055932","https://openalex.org/W2272300165","https://openalex.org/W2399715892","https://openalex.org/W2474119684","https://openalex.org/W2560652762","https://openalex.org/W2598480883","https://openalex.org/W4237292617","https://openalex.org/W6626258926","https://openalex.org/W6658096461","https://openalex.org/W6692960408","https://openalex.org/W6693859313","https://openalex.org/W6720547715","https://openalex.org/W6730597045"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W3206586607","https://openalex.org/W2612099726","https://openalex.org/W2802530065","https://openalex.org/W1612076744"],"abstract_inverted_index":{"FPGA-based":[0,46],"accelerators":[1,12],"have":[2,112],"recently":[3],"evolved":[4],"as":[5,108],"strong":[6],"competitors":[7],"to":[8,35,59],"the":[9,37,41,45,49,57,135],"traditional":[10],"GPU-based":[11],"in":[13,40,93,115,133],"modern":[14],"high-performance":[15],"computing":[16],"systems.":[17],"They":[18],"offer":[19],"both":[20,118],"high":[21],"computational":[22],"capabilities":[23],"and":[24,72,99,120,156],"considerably":[25],"lower":[26],"energy":[27],"consumption.":[28],"High-level":[29],"synthesis":[30],"(HLS)":[31],"can":[32,143],"be":[33,145],"used":[34],"overcome":[36],"main":[38],"hurdle":[39],"mainstream":[42],"usage":[43],"of":[44,51,81,87,95,160],"accelerators,":[47],"i.e.,":[48],"complexity":[50],"their":[52],"design":[53],"flow.":[54],"HLS":[55,162],"enables":[56],"designers":[58],"program":[60],"an":[61,77,151],"FPGA":[62,79,121],"directly":[63],"by":[64,149],"using":[65,150],"high-level":[66],"languages,":[67],"e.g.,":[68],"C,":[69],"C++,":[70],"SystemC,":[71],"OpenCL.":[73],"This":[74],"paper":[75],"presents":[76],"HLS-based":[78],"implementation":[80],"several":[82],"algorithms":[83,111],"from":[84],"a":[85,158],"variety":[86,159],"application":[88],"domains.":[89],"A":[90],"performance":[91],"comparison":[92],"terms":[94],"execution":[96],"time,":[97],"energy,":[98],"power":[100],"consumption":[101],"with":[102],"some":[103],"high-end":[104],"GPUs":[105,132,148],"is":[106],"performed":[107],"well.":[109],"The":[110],"been":[113],"modeled":[114],"OpenCL":[116,153],"for":[117],"GPU":[119],"implementation.":[122],"We":[123],"conclude":[124],"that":[125,138],"FPGAs":[126,142],"are":[127],"much":[128],"more":[129],"energy-efficient":[130],"than":[131,147],"all":[134],"test":[136],"cases":[137],"we":[139],"considered.":[140],"Moreover,":[141],"sometimes":[144],"faster":[146],"FPGA-specific":[152],"programming":[154],"style":[155],"utilizing":[157],"appropriate":[161],"directives.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":12},{"year":2022,"cited_by_count":11},{"year":2021,"cited_by_count":11},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":17},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1}],"updated_date":"2026-05-06T08:25:59.206177","created_date":"2025-10-10T00:00:00"}