{"id":"https://openalex.org/W2560622264","doi":"https://doi.org/10.1109/access.2016.2635378","title":"High-Level Synthesis for Semi-Global Matching: Is the Juice Worth the Squeeze?","display_name":"High-Level Synthesis for Semi-Global Matching: Is the Juice Worth the Squeeze?","publication_year":2016,"publication_date":"2016-12-05","ids":{"openalex":"https://openalex.org/W2560622264","doi":"https://doi.org/10.1109/access.2016.2635378","mag":"2560622264"},"language":"en","primary_location":{"id":"doi:10.1109/access.2016.2635378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2016.2635378","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2016.2635378","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046608206","display_name":"Affaq Qamar","orcid":"https://orcid.org/0000-0002-4350-4677"},"institutions":[{"id":"https://openalex.org/I53831458","display_name":"Abasyn University","ror":"https://ror.org/05ws11813","country_code":"PK","type":"education","lineage":["https://openalex.org/I53831458"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Affaq Qamar","raw_affiliation_strings":["Department of Electrical Engineering, Abasyn University, Peshawar, Pakistan","ORCiD"],"raw_orcid":"https://orcid.org/0000-0002-4350-4677","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Abasyn University, Peshawar, Pakistan","institution_ids":["https://openalex.org/I53831458"]},{"raw_affiliation_string":"ORCiD","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037596497","display_name":"Fahad Bin Muslim","orcid":"https://orcid.org/0000-0002-4153-360X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fahad Bin Muslim","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","ORCiD"],"raw_orcid":"https://orcid.org/0000-0002-4153-360X","affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"ORCiD","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102986874","display_name":"Francesco Gregoretti","orcid":"https://orcid.org/0000-0001-5820-0142"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Gregoretti","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luciano Lavagno","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030646218","display_name":"Mihai T. Lazarescu","orcid":"https://orcid.org/0000-0003-0884-5158"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mihai Teodor Lazarescu","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046608206"],"corresponding_institution_ids":["https://openalex.org/I53831458"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.8447,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.81501729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"5","issue":null,"first_page":"8419","last_page":"8432"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8180795907974243},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6075906157493591},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5305681228637695},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.516792893409729},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4771561026573181},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.47412800788879395},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.43491172790527344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43158629536628723},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.43063926696777344},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.42409563064575195},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.41690561175346375},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.41404297947883606},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40319734811782837},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3966667056083679},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3862673044204712},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30470460653305054},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.21318307518959045}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8180795907974243},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6075906157493591},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5305681228637695},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.516792893409729},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4771561026573181},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.47412800788879395},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.43491172790527344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43158629536628723},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.43063926696777344},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.42409563064575195},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.41690561175346375},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.41404297947883606},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40319734811782837},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3966667056083679},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3862673044204712},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30470460653305054},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.21318307518959045},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/access.2016.2635378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2016.2635378","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:0e6d17dab5404794b0e302d81efe6d8f","is_oa":true,"landing_page_url":"https://doaj.org/article/0e6d17dab5404794b0e302d81efe6d8f","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 5, Pp 8419-8432 (2017)","raw_type":"article"},{"id":"pmh:oai:porto.polito.it:2658952","is_oa":true,"landing_page_url":"http://porto.polito.it/2658952/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:2169-3536","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/access.2016.2635378","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2016.2635378","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5699999928474426,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W124174006","https://openalex.org/W1493629500","https://openalex.org/W1538074054","https://openalex.org/W1557515246","https://openalex.org/W1854342422","https://openalex.org/W1977813547","https://openalex.org/W1980331539","https://openalex.org/W1987224889","https://openalex.org/W1988382391","https://openalex.org/W1999085092","https://openalex.org/W2003173418","https://openalex.org/W2005609748","https://openalex.org/W2012687750","https://openalex.org/W2028342110","https://openalex.org/W2038229614","https://openalex.org/W2039548306","https://openalex.org/W2040796756","https://openalex.org/W2046679083","https://openalex.org/W2059843741","https://openalex.org/W2089530136","https://openalex.org/W2096648046","https://openalex.org/W2109483749","https://openalex.org/W2110421595","https://openalex.org/W2117248802","https://openalex.org/W2117418775","https://openalex.org/W2121963261","https://openalex.org/W2138209363","https://openalex.org/W2144293844","https://openalex.org/W2146757388","https://openalex.org/W2147555557","https://openalex.org/W2152617449","https://openalex.org/W2160545443","https://openalex.org/W2165972424","https://openalex.org/W3146814121","https://openalex.org/W4205317033","https://openalex.org/W6633617711","https://openalex.org/W6660188515","https://openalex.org/W6662051672","https://openalex.org/W6676675312"],"related_works":["https://openalex.org/W4281926497","https://openalex.org/W2269990635","https://openalex.org/W2108242004","https://openalex.org/W2042762783","https://openalex.org/W4283730710","https://openalex.org/W4281784598","https://openalex.org/W4313484792","https://openalex.org/W2129913821","https://openalex.org/W2921149022","https://openalex.org/W4312985392"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)-based":[2],"design":[3,89,97,106,236],"methodologies":[4],"are":[5,11,171],"extremely":[6],"viable":[7],"for":[8,68,206,279],"industries":[9],"that":[10,170],"sensitive":[12],"to":[13,18,24,173,176,202,224,253],"production":[14],"costs.":[15],"In":[16,46],"order":[17],"have":[19,25],"competitive":[20],"advantage,":[21],"the":[22,30,55,121,127,133,148,163,183,192,203,208,211,216,227,231,259,264,268,272,280],"ability":[23],"several":[26,244],"different":[27,246],"implementations":[28,53],"of":[29,37,54,86,100,102,116,147,200,276,283,289],"same":[31],"algorithm":[32,218],"satisfying":[33],"a":[34,79,91,114,144,286],"diverse":[35],"range":[36],"resolution,":[38],"cost,":[39],"and":[40,90,105,131,136,180,267],"performance":[41,84,275],"constraints":[42],"is":[43,61,78,108],"highly":[44],"desirable.":[45],"this":[47,76],"paper,":[48],"we":[49,250],"present":[50],"multiple":[51],"hardware":[52,72,233],"semi-global":[56],"matching":[57],"(SGM)":[58],"algorithm,":[59],"which":[60],"used":[62],"in":[63,75,98],"stereo":[64],"vision":[65],"systems,":[66],"e.g.,":[67],"automotive":[69],"applications.":[70],"The":[71,138,157,235],"platform":[73],"considered":[74],"paper":[77],"Xilinx":[80],"Zynq":[81],"system-on-chip.":[82],"A":[83],"comparison":[85],"both":[87,191],"HLS-based":[88],"manual":[92,260,265],"register":[93],"transfer":[94,194],"level":[95],"(RTL)":[96],"terms":[99],"quality":[101],"results,":[103],"flexibility,":[104],"time":[107],"also":[109],"presented.":[110],"SGM":[111],"mainly":[112],"includes":[113],"sequence":[115],"three":[117],"processing":[118,146],"steps,":[119],"i.e.,":[120],"\u201ccost":[122],"cube":[123,150],"calculation\u201d":[124],"followed":[125],"by":[126,230,242],"\u201cpath":[128],"cost":[129,140,149],"computation\u201d":[130],"finally":[132],"\u201cdisparity":[134],"approximation":[135],"minimization\u201d.":[137],"path":[139,155],"processor":[141],"further":[142],"performs":[143],"pixel-wise":[145],"data":[151],"along":[152],"eight":[153],"distinct":[154],"orientations.":[156],"baseline":[158],"algorithmic":[159],"model":[160,165],"usually":[161],"called":[162],"\u201cgolden\u201d":[164],"utilizes":[166],"considerably":[167,245],"large":[168],"arrays":[169],"required":[172],"be":[174,222],"mapped":[175],"an":[177,255],"external":[178],"DRAM":[179,209],"brought":[181],"into":[182],"on-chip":[184,212],"RAM":[185],"when":[186],"required.":[187],"This":[188],"necessitates":[189],"adding":[190],"memory":[193],"loops":[195],"as":[196,198],"well":[197],"insertion":[199],"calls":[201],"AXI":[204],"transactors":[205],"accessing":[207],"through":[210],"DDR":[213],"slave.":[214],"Furthermore,":[215],"initial":[217],"(typically":[219],"single-threaded)":[220],"must":[221],"parallelized":[223],"fully":[225],"exploit":[226],"concurrency":[228],"offered":[229],"target":[232,273],"platform.":[234],"space":[237],"exploration":[238],"was":[239],"thus":[240],"performed":[241],"making":[243],"micro-architectural":[247],"choices.":[248],"Eventually,":[249],"were":[251],"able":[252],"obtain":[254],"implementation":[256],"comparable":[257],"with":[258,285],"RTL":[261,266],"design.":[262],"Both":[263],"HLS":[269],"designs":[270],"achieved":[271],"real-time":[274],"30":[277],"frames/s":[278],"image":[281],"resolution":[282],"640\u00d7480":[284],"disparity":[287],"depth":[288],"128":[290],"pixels":[291],"per":[292],"frame.":[293]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}