{"id":"https://openalex.org/W2168631628","doi":"https://doi.org/10.1109/acc.2008.4587233","title":"Efficient and flexible simulation of phase locked loops, part II: Post processing and a design example","display_name":"Efficient and flexible simulation of phase locked loops, part II: Post processing and a design example","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2168631628","doi":"https://doi.org/10.1109/acc.2008.4587233","mag":"2168631628"},"language":"en","primary_location":{"id":"doi:10.1109/acc.2008.4587233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acc.2008.4587233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 American Control Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019043928","display_name":"Daniel Y. Abramovitch","orcid":"https://orcid.org/0000-0002-5914-926X"},"institutions":[{"id":"https://openalex.org/I138285227","display_name":"Agilent Technologies (United States)","ror":"https://ror.org/02tryst02","country_code":"US","type":"company","lineage":["https://openalex.org/I138285227"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Daniel Y. Abramovitch","raw_affiliation_strings":["Nanotechnology Group, Agilent Laboratories, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Nanotechnology Group, Agilent Laboratories, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I138285227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5019043928"],"corresponding_institution_ids":["https://openalex.org/I138285227"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.67349949,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"4678","last_page":"4683"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7487389445304871},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6540260314941406},{"id":"https://openalex.org/keywords/lag","display_name":"Lag","score":0.47752538323402405},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4645775258541107},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4171574115753174},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.4059486389160156},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.35298484563827515},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33804768323898315},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22027382254600525},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09615609049797058},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07776078581809998}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7487389445304871},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6540260314941406},{"id":"https://openalex.org/C75778745","wikidata":"https://www.wikidata.org/wiki/Q342626","display_name":"Lag","level":2,"score":0.47752538323402405},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4645775258541107},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4171574115753174},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.4059486389160156},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.35298484563827515},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33804768323898315},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22027382254600525},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09615609049797058},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07776078581809998},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acc.2008.4587233","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acc.2008.4587233","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 American Control Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2018166974","https://openalex.org/W2102689423","https://openalex.org/W2111028971","https://openalex.org/W2132897890","https://openalex.org/W2162680749","https://openalex.org/W2221085202"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2908000842","https://openalex.org/W2065391525","https://openalex.org/W2353997301","https://openalex.org/W2976219355"],"abstract_inverted_index":{"Although":[0],"phase-locked":[1],"loops":[2],"(PLLs)":[3],"are":[4],"arguably":[5],"the":[6,21,37,56,62],"most":[7],"ubiquitous":[8],"control":[9],"loop":[10],"designed":[11],"by":[12],"humans,":[13],"system":[14],"theory":[15],"analysis":[16],"seems":[17],"to":[18],"lag":[19],"behind":[20],"practice":[22],"of":[23,29,52],"implementation.":[24],"In":[25],"particular,":[26],"full":[27],"simulation":[28],"PLLs":[30],"is":[31],"rare.":[32],"This":[33,59],"paper":[34,54],"will":[35],"explain":[36],"reasons":[38],"for":[39,48],"this":[40,53],"and":[41,45,65],"offer":[42],"an":[43],"efficient":[44],"flexible":[46],"simulator":[47,57],"PLLs.":[49],"Part":[50],"I":[51],"described":[55],"design.":[58],"part":[60],"describes":[61],"post":[63],"processing":[64],"show":[66],"some":[67],"results.":[68]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}