{"id":"https://openalex.org/W2151293363","doi":"https://doi.org/10.1109/acc.2008.4586741","title":"A simulation condition for correct asynchronous implementation of synchronous design","display_name":"A simulation condition for correct asynchronous implementation of synchronous design","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2151293363","doi":"https://doi.org/10.1109/acc.2008.4586741","mag":"2151293363"},"language":"en","primary_location":{"id":"doi:10.1109/acc.2008.4586741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acc.2008.4586741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 American Control Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083210721","display_name":"Shiping Xu","orcid":"https://orcid.org/0000-0002-0799-586X"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Xu","raw_affiliation_strings":["Department Electrical and Computer Engineering, Iowa State University, Ames, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044031773","display_name":"Ratnesh Kumar","orcid":"https://orcid.org/0000-0003-3974-5790"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Kumar","raw_affiliation_strings":["Department Electrical and Computer Engineering, Iowa State University, Ames, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111168755","display_name":"Shan Jiang","orcid":"https://orcid.org/0009-0006-5037-4942"},"institutions":[{"id":"https://openalex.org/I118136607","display_name":"General Motors (United States)","ror":"https://ror.org/05addee68","country_code":"US","type":"company","lineage":["https://openalex.org/I118136607"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Jiang","raw_affiliation_strings":["General Motors Research and Development Center, Warren, MI, USA"],"affiliations":[{"raw_affiliation_string":"General Motors Research and Development Center, Warren, MI, USA","institution_ids":["https://openalex.org/I118136607"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081333705","display_name":"S. Ramesh","orcid":"https://orcid.org/0000-0003-1361-8224"},"institutions":[{"id":"https://openalex.org/I118136607","display_name":"General Motors (United States)","ror":"https://ror.org/05addee68","country_code":"US","type":"company","lineage":["https://openalex.org/I118136607"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Ramesh","raw_affiliation_strings":["General Motors Research and Development Center, Warren, MI, USA"],"affiliations":[{"raw_affiliation_string":"General Motors Research and Development Center, Warren, MI, USA","institution_ids":["https://openalex.org/I118136607"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083210721"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12612964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1728","last_page":"1733"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9337843060493469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8032723665237427},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7846924066543579},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.6804648637771606},{"id":"https://openalex.org/keywords/automaton","display_name":"Automaton","score":0.5311167240142822},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4784127175807953},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.45908206701278687},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4351990818977356},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4094220995903015},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3021165728569031},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26696938276290894},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.26635730266571045},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18239620327949524},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12283173203468323},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11146625876426697}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9337843060493469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8032723665237427},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7846924066543579},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.6804648637771606},{"id":"https://openalex.org/C112505250","wikidata":"https://www.wikidata.org/wiki/Q787116","display_name":"Automaton","level":2,"score":0.5311167240142822},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4784127175807953},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.45908206701278687},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4351990818977356},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4094220995903015},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3021165728569031},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26696938276290894},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26635730266571045},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18239620327949524},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12283173203468323},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11146625876426697},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acc.2008.4586741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acc.2008.4586741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 American Control Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1264426497","https://openalex.org/W1509757908","https://openalex.org/W1596584633","https://openalex.org/W1599666014","https://openalex.org/W1785583892","https://openalex.org/W2075602875","https://openalex.org/W2105101769","https://openalex.org/W2107783370","https://openalex.org/W2119416645","https://openalex.org/W2123162020","https://openalex.org/W2137865376","https://openalex.org/W2150436788","https://openalex.org/W2157341056","https://openalex.org/W2160566592","https://openalex.org/W2678984351","https://openalex.org/W3184710042"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2378481815","https://openalex.org/W2146990170","https://openalex.org/W2093992207","https://openalex.org/W2085028021","https://openalex.org/W1993985975","https://openalex.org/W3094139610","https://openalex.org/W2129978639","https://openalex.org/W2085176118","https://openalex.org/W304800142"],"abstract_inverted_index":{"We":[0,107,128],"study":[1],"the":[2,61,94,109,130,137,140,151,162,169,178,182,187],"problem":[3],"of":[4,10,63,75,96,111,132,139,153,160,164],"\"desynchronization\",":[5],"i.e.,":[6],"semantics-preserving":[7],"\"asynchronous":[8],"implementation\"":[9],"a":[11,15,97,123,144,157],"\"synchronous":[12],"design\".":[13],"In":[14],"synchronous":[16,30,40,88,98,145],"design,":[17],"system":[18,112],"components":[19,49],"(which":[20,54],"we":[21,55],"model":[22,57],"as":[23,58],"input-output":[24],"automata":[25],"(I/O-":[26],"automata))":[27],"communicate":[28],"over":[29,51],"channels":[31,53],"and":[32,60,90,118,134],"their":[33],"combined":[34],"behavior":[35,62,82],"can":[36,67,78,91],"be":[37,68,101],"described":[38,69],"using":[39,70,120],"composition,":[41],"whereas":[42],"in":[43,80,174],"an":[44,64,115],"asynchronous":[45,52,65,71,76,105,141],"implementation,":[46],"communication":[47,77,89,183],"among":[48],"occurs":[50],"also":[56],"I/O-automata)":[59],"implementation":[66,142],"composition.":[72],"The":[73],"presence":[74],"result":[79],"additional":[81],"that":[83,136,181],"is":[84,147,156,185,191],"not":[85,102],"present":[86],"under":[87,104],"thus":[92],"cause":[93],"semantics":[95],"design":[99,146],"to":[100,114,149,168],"preserved":[103],"implementation.":[106],"formalize":[108],"notion":[110],"response":[113],"input":[116],"sequence":[117],"by":[119,143],"it,":[121],"define":[122,129],"criterion":[124],"for":[125],"correct":[126],"desynchronization.":[127,154],"simulation":[131,138,189],"I/O-automata,":[133],"argue":[135],"sufficient":[148],"guarantee":[150],"correctness":[152,163],"This":[155],"new":[158],"way":[159],"characterizing":[161],"desynchronization":[165],"(as":[166],"compared":[167],"\"iso-/endo-chrony\"":[170],"type":[171],"conditions":[172],"proposed":[173,188],"previous":[175],"works).":[176],"Under":[177],"practical":[179],"assumption":[180],"delay":[184],"bounded,":[186],"condition":[190],"algorithmically":[192],"verifiable.":[193]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}