{"id":"https://openalex.org/W4406895009","doi":"https://doi.org/10.1109/a-sscc60305.2024.10848772","title":"A 0.0006-mm<sup>2</sup> 0.13-pJ/bit 9\u201321-Gb/s Sampling CDR with Inverter-Based Frequency Multiplier and Embedded 1:3 DEMUX in 65-nm CMOS","display_name":"A 0.0006-mm<sup>2</sup> 0.13-pJ/bit 9\u201321-Gb/s Sampling CDR with Inverter-Based Frequency Multiplier and Embedded 1:3 DEMUX in 65-nm CMOS","publication_year":2024,"publication_date":"2024-11-18","ids":{"openalex":"https://openalex.org/W4406895009","doi":"https://doi.org/10.1109/a-sscc60305.2024.10848772"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc60305.2024.10848772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc60305.2024.10848772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004631913","display_name":"Zhicheng Dong","orcid":"https://orcid.org/0009-0005-3584-1453"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhicheng Dong","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003457423","display_name":"Xiaoteng Zhao","orcid":"https://orcid.org/0000-0002-9447-8763"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoteng Zhao","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zekai Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zekai Yang","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101827861","display_name":"Xianting Su","orcid":"https://orcid.org/0009-0009-1403-7094"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianting Su","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047256160","display_name":"Haolin Han","orcid":"https://orcid.org/0000-0003-4566-1569"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haolin Han","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051442708","display_name":"Feng Bu","orcid":"https://orcid.org/0000-0003-3761-6848"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Bu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101800335","display_name":"Rong Zhou","orcid":"https://orcid.org/0000-0002-0966-3711"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rong Zhou","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087274166","display_name":"Depeng Sun","orcid":"https://orcid.org/0009-0002-2646-0235"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Depeng Sun","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706888","display_name":"Yong Chen","orcid":"https://orcid.org/0000-0002-2794-1324"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yong Chen","raw_affiliation_strings":["Tsinghua University,Department of Electronic Engineering,Beijing,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,Department of Electronic Engineering,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077084617","display_name":"Lianxi Liu","orcid":"https://orcid.org/0000-0002-9897-5361"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits,Xi&#x2019;an,China,710071","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5004631913"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.589,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6923965,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7941257953643799},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6672874093055725},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.6033613681793213},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5716778635978699},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.5455113053321838},{"id":"https://openalex.org/keywords/4-bit","display_name":"4-bit","score":0.4863036572933197},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.47769027948379517},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4388267695903778},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4301129877567291},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4270429313182831},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.42631274461746216},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33572059869766235},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.3032125234603882},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2574440836906433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1630610227584839}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7941257953643799},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6672874093055725},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.6033613681793213},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5716778635978699},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.5455113053321838},{"id":"https://openalex.org/C194986542","wikidata":"https://www.wikidata.org/wiki/Q229932","display_name":"4-bit","level":3,"score":0.4863036572933197},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.47769027948379517},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4388267695903778},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4301129877567291},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4270429313182831},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.42631274461746216},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33572059869766235},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.3032125234603882},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2574440836906433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1630610227584839},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc60305.2024.10848772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc60305.2024.10848772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W2544361057","https://openalex.org/W1824649256","https://openalex.org/W2912120797","https://openalex.org/W2778973728","https://openalex.org/W2810874257","https://openalex.org/W2028353274","https://openalex.org/W3149091528","https://openalex.org/W2182007062"],"abstract_inverted_index":{"The":[0],"growing":[1],"demand":[2],"for":[3,131,151],"data":[4,33,126],"throughput":[5],"has":[6],"led":[7],"to":[8,115],"the":[9,43,47,82,90,104,116,128,140,145,156],"rapid":[10],"development":[11],"of":[12,46],"serial":[13],"I/O":[14],"interfaces":[15],"such":[16],"as":[17,81],"PCle,":[18],"USB,":[19],"and":[20,28,32,56,65,96,109,134],"JESD204.":[21],"As":[22],"a":[23,26,51,77,97],"key":[24],"component,":[25],"compact":[27],"energy-efficient":[29],"high-speed":[30,119],"clock":[31,132],"recovery":[34],"(CDR)":[35],"circuit":[36],"is":[37,94,101,158],"necessary.":[38],"Figure":[39],"1":[40],"(top)":[41],"shows":[42],"block":[44],"diagram":[45],"conventional":[48],"CDR":[49,75],"with":[50],"DFF-based":[52],"phase":[53],"detector":[54],"(PD)":[55],"its":[57],"severe":[58],"flaws":[59],"in":[60],"tradeoffs":[61],"among":[62],"jitter,":[63],"area,":[64],"retiming.":[66],"To":[67],"surmount":[68],"these":[69],"challenges,":[70],"[1]":[71],"proposes":[72],"an":[73],"inductor-less":[74],"utilizing":[76],"primary-secondary":[78],"(P-S)":[79],"sampler":[80],"PD":[83],"(Fig.":[84],"1,":[85],"middle).":[86],"In":[87],"this":[88],"way,":[89],"low-pass":[91],"filter":[92],"(LPF)":[93],"eliminated":[95],"wide":[98],"loop":[99],"bandwidth":[100],"achieved,":[102],"breaking":[103],"tradeoff":[105],"between":[106],"jitter":[107,110],"generation":[108,133],"tolerance":[111],"(JTOL).":[112],"However,":[113],"due":[114],"full-rate":[117],"operation,":[118],"rail-to-rail":[120],"clocks":[121,143],"are":[122,149],"required.":[123],"At":[124],"extreme":[125],"rates,":[127],"power":[129],"consumption":[130],"distribution":[135],"would":[136],"increase":[137],"sharply.":[138],"Additionally,":[139],"inherent":[141],"multi-phase":[142],"from":[144],"ring":[146],"oscillator":[147],"(RO)":[148],"used":[150],"retiming":[152],"skew":[153],"compensation,":[154],"but":[155],"accuracy":[157],"pretty":[159],"limited.":[160]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}