{"id":"https://openalex.org/W4389880279","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347981","title":"An 83.6dB-SNDR 101.6dB-SFDR 4<sup>th</sup>-Order Noise-Shaping SAR with 2<sup>nd</sup>-Order Nonlinearity Error Shaping","display_name":"An 83.6dB-SNDR 101.6dB-SFDR 4<sup>th</sup>-Order Noise-Shaping SAR with 2<sup>nd</sup>-Order Nonlinearity Error Shaping","publication_year":2023,"publication_date":"2023-11-05","ids":{"openalex":"https://openalex.org/W4389880279","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347981"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc58667.2023.10347981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100732248","display_name":"Yanbo Zhang","orcid":"https://orcid.org/0000-0002-7627-488X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanbo Zhang","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100744352","display_name":"Xianghui Zhang","orcid":"https://orcid.org/0000-0002-6265-8719"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianghui Zhang","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100777335","display_name":"Li Tian","orcid":"https://orcid.org/0000-0002-3289-5289"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Tian","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":2.6158,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.90727497,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8217247724533081},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.8145933747291565},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.6258319020271301},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5066707730293274},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4759119153022766},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.448537141084671},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4453398883342743},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.4293263256549835},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3721016049385071},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.32977378368377686},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3142377436161041},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2942621111869812},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2654308080673218},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21670958399772644},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13323000073432922}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8217247724533081},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.8145933747291565},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.6258319020271301},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5066707730293274},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4759119153022766},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.448537141084671},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4453398883342743},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.4293263256549835},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3721016049385071},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32977378368377686},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3142377436161041},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2942621111869812},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2654308080673218},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21670958399772644},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13323000073432922},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc58667.2023.10347981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3060695458","display_name":null,"funder_award_id":"62204192,92164301,62261160649,62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2100427892","https://openalex.org/W2289098659","https://openalex.org/W2593067874","https://openalex.org/W3015386793","https://openalex.org/W4200003898"],"related_works":["https://openalex.org/W2896282852","https://openalex.org/W2139520010","https://openalex.org/W2025217054","https://openalex.org/W3090646127","https://openalex.org/W2027800196","https://openalex.org/W2019115495","https://openalex.org/W3150934930","https://openalex.org/W2352379926","https://openalex.org/W2074089090","https://openalex.org/W2188360899"],"abstract_inverted_index":{"The":[0,91,129,207],"Noise-Shaping":[1],"SAR":[2,247],"(NS-SAR)":[3],"is":[4,28,45,56,168,178],"a":[5,147,153,244,272],"promising":[6],"ADC":[7],"architecture":[8,248],"for":[9,146,205],"Internet-of-Everything":[10],"systems":[11],"owing":[12],"to":[13,47,59,76,81,171,182,236,256],"its":[14,82],"high":[15,148,199],"resolution":[16,150,185],"and":[17,37,61,98,119,186,261],"low":[18,142],"power":[19],"[1].":[20],"Nevertheless,":[21],"further":[22],"precision":[23],"improvement":[24],"of":[25,132,174,231],"NSSAR":[26],"ADCs":[27],"limited,":[29],"suffering":[30,158],"from":[31,159],"nonlinearity":[32,239,263],"caused":[33],"by":[34,211],"capacitor":[35,156,190],"mismatch":[36,50,64,125,166],"voltage-dependent":[38],"top-plate":[39],"parasitic":[40],"capacitance$(\\mathrm{C}_{\\text{par}})$.":[41],"Data-weighted":[42],"averaging":[43],"(DWA)":[44],"used":[46],"address":[48],"the":[49,54,62,69,77,88,102,110,137,141,162,165,172,175,188,193,216,223,227,233,238],"issue":[51,105],"[2].":[52],"However,":[53,140,198],"DWA":[55,70,95,118],"only":[57],"applied":[58],"MSB-DACs,":[60],"LSB-DACs":[63,99],"still":[65],"restricts":[66],"SFDR.":[67],"Meanwhile,":[68],"could":[71],"not":[72],"be":[73],"easily":[74],"extended":[75],"entire":[78],"DAC":[79,89,111,138,149,184],"due":[80],"hardware":[83,130],"complexity":[84,131],"exponentially":[85],"growing":[86],"with":[87,117,124,136],"resolution.":[90,139],"segmentation":[92],"method":[93],"employing":[94],"on":[96,215],"MSB-DACs":[97],"individually":[100],"has":[101],"gain":[103,213],"error":[104,126,167,264],"[3].":[106],"Ref.":[107],"[4\u20136]":[108],"separate":[109],"into":[112],"an":[113,120,179],"M-bit":[114],"thermometer-coded":[115],"MSB-DAC":[116],"N-bit":[121],"binary-weighted":[122],"LSB-DAC":[123],"shaping":[127,265],"(MES).":[128],"MES":[133],"grows":[134],"linearly":[135],"quantization":[143,252],"noise":[144,196],"calls":[145],"resulting":[151],"in":[152],"small":[154],"unit":[155,189],"while":[157],"the$\\mathrm{C}_{\\text{par}}$error.":[160],"On":[161],"other":[163],"hand,":[164],"inversely":[169],"proportional":[170],"size":[173,191],"capacitor.":[176],"NS":[177,200,253],"appropriate":[180],"way":[181],"shrink":[183],"increase":[187],"under":[192],"same":[194],"kT/C":[195],"budget.":[197],"efficiency":[201],"needs":[202],"active":[203],"amplifiers":[204],"compensation.":[206],"large-sized":[208],"devices":[209],"required":[210],"large":[212],"connect":[214],"top":[217],"plate,":[218],"which":[219],"enlarges":[220],"the$\\mathrm{C}_{\\text{par}}$and":[221],"worsens":[222],"linearity.":[224],"To":[225],"overcome":[226],"constraints":[228],"above,":[229],"instead":[230],"adopting":[232],"dedicated":[234],"effort":[235],"handle":[237],"error,":[240],"this":[241],"work":[242],"presents":[243],"multi-stage-noise-shaping":[245],"(MASH)":[246],"that":[249],"cascades":[250],"two$2^{\\mathrm{n}\\mathrm{d}}$-order":[251],"(QNS)":[254],"stages":[255],"incorporate":[257],"together":[258],"the$4^{\\mathrm{t}\\mathrm{h}}$-order":[259],"QNS":[260],"the$2^{\\text{nd}}$-order":[262],"(NES).":[266],"Our":[267],"prototype":[268],"achieves":[269],">100dB-SFDR":[270],"over":[271],"62.5kHz":[273],"bandwidth":[274],"(BW).":[275]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}