{"id":"https://openalex.org/W4389888431","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347964","title":"A 5GS/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with $\\lambda/4$ Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step","display_name":"A 5GS/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with $\\lambda/4$ Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step","publication_year":2023,"publication_date":"2023-11-05","ids":{"openalex":"https://openalex.org/W4389888431","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347964"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc58667.2023.10347964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077372163","display_name":"Hongzhi Liang","orcid":"https://orcid.org/0000-0001-6609-9486"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Hongzhi Liang","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049999504","display_name":"Yi Shen","orcid":"https://orcid.org/0000-0003-0370-6407"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022911976","display_name":"Jun Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Chang","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi&#x0027;an,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5077372163"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.3371,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5499764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4414573609828949},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36699751019477844}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4414573609828949},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36699751019477844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc58667.2023.10347964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3080494368","display_name":null,"funder_award_id":"2022YFB4401900","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G891062630","display_name":null,"funder_award_id":"U19A2053,62021004,62227816,62261160649,6216116030","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2132406028","https://openalex.org/W2580715839","https://openalex.org/W2964671960","https://openalex.org/W3015371280","https://openalex.org/W3135215869","https://openalex.org/W4221066752"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461"],"abstract_inverted_index":{"Time-based":[0],"ADC":[1],"is":[2,46,265],"gaining":[3],"popularity":[4],"in":[5,89,149,162,190,223,291],"medium-resolution":[6],"high-speed":[7],"(GS/s)":[8],"analog-to-digital":[9],"conversion,":[10],"due":[11],"to":[12,15,73,115,250,288],"its":[13],"capability":[14],"achieve":[16],"faster":[17],"conversion":[18,34],"rates":[19],"by":[20,49,57,77,97,188,205],"scaling":[21],"the":[22,50,75,92,127,183,206,212,217,228,255,260,278,281],"time":[23,122,283],"step":[24],"T":[25,51,79,93,136,150,158,178,235,241,261],"<inf":[26,37,52,59,80,94,102,106,137,151,159,179,236,242,262],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[27,38,53,60,63,81,95,103,107,138,152,160,180,237,243,263],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">LSB</inf>":[28,54,82,96,139,153,161,181,238,244,264],"through":[29],"advanced":[30],"process":[31],"technology.":[32],"The":[33,84,174],"speed":[35,76],"(f":[36],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">s</inf>":[39,61],")":[40],"of":[41,168,177,230,254,271,280],"an":[42,251,289],"N-bit":[43],"resolution":[44],"TDC":[45,169],"primarily":[47],"dominated":[48],",":[55,239],"represented":[56],"f":[58],"<tex":[62],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$&lt;":[64],"1/(2^{\\mathrm{N}+1}\\times":[65],"\\mathrm{T}_{\\text{LSB}})$</tex>":[66],".":[67,83,140,154],"Several":[68],"methods":[69],"have":[70,144],"been":[71],"proposed":[72],"accelerate":[74],"reducing":[78,157,240],"vernier":[85],"delay":[86,99,129,166,196],"line":[87,167],"design":[88],"[1]":[90],"produces":[91],"adjusting":[98],"skew":[100],"(T":[101],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">d1</inf>":[104],"-T":[105],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">d2</inf>":[108],").":[109],"Ref.":[110],"[2]":[111],"utilizes":[112],"phase":[113],"interpolation":[114],"generate":[116],"multi-phase":[117],"clock":[118],"outputs":[119],"with":[120],"uniform":[121],"intervals":[123],"(1.375":[124],"ps).":[125],"Additionally,":[126],"selective":[128],"tuning":[130],"cell":[131],"[4]":[132],"achieves":[133],"a":[134,146,267],"500fs":[135],"These":[141],"circuit":[142],"implementations":[143],"enabled":[145],"significant":[147],"reduction":[148],"However,":[155],"further":[156],"traditional":[163],"active":[164,195],"inverter-based":[165],"poses":[170],"several":[171],"challenges:":[172],"1)":[173],"jitter":[175,185,202,213],"budget":[176,214],"incorporates":[182],"random":[184],"(RJ)":[186],"introduced":[187],"noise":[189],"voltage-to-time":[191],"converter":[192],"(VTC)":[193],"and":[194],"line,":[197],"as":[198,200],"well":[199],"determination":[201],"(DJ)":[203],"generated":[204],"power":[207,292],"supply":[208],"ripple.":[209],"In":[210],"particular,":[211],"should":[215],"satisfy":[216],"bit":[218],"error":[219],"ratio":[220],"(BER)":[221],"requirement":[222],"communication":[224],"system.":[225],"2)":[226],"From":[227],"perspective":[229],"PVT":[231],"variation":[232],"calibration":[233,247,256],"for":[234,276],"requires":[245],"higher":[246],"accuracy,":[248],"leading":[249],"increased":[252],"complexity":[253],"circuit.":[257],"3)":[258],"As":[259],"reduced,":[266],"larger":[268],"transconductance":[269],"(gm)":[270],"input":[272],"pair":[273],"becomes":[274],"critical":[275],"enhancing":[277],"precision":[279],"dynamic":[282],"comparator.":[284],"Consequently,":[285],"this":[286],"leads":[287],"increase":[290],"consumption,":[293],"particularly":[294],"during":[295],"low":[296],"slew-rate":[297],"edge":[298],"transitions.":[299]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}