{"id":"https://openalex.org/W4389888431","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347964","title":"A 5GS/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with $\\lambda/4$ Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step","display_name":"A 5GS/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with $\\lambda/4$ Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step","publication_year":2023,"publication_date":"2023-11-05","ids":{"openalex":"https://openalex.org/W4389888431","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347964"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc58667.2023.10347964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077372163","display_name":"Hongzhi Liang","orcid":"https://orcid.org/0000-0001-6609-9486"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongzhi Liang","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049999504","display_name":"Yi Shen","orcid":"https://orcid.org/0000-0003-0370-6407"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022911976","display_name":"Jun Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Chang","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029968632","display_name":"Ruixue Ding","orcid":"https://orcid.org/0000-0001-9296-535X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ruixue Ding","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xidian University,Key Laboratory of Analog Integrated Circuits and Systems, (Ministry of Education),Xi'an,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":1.9618,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.87220715,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4414573609828949},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36699751019477844}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4414573609828949},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36699751019477844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc58667.2023.10347964","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3080494368","display_name":null,"funder_award_id":"2022YFB4401900","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G891062630","display_name":null,"funder_award_id":"U19A2053,62021004,62227816,62261160649,6216116030","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2132406028","https://openalex.org/W2580715839","https://openalex.org/W2964671960","https://openalex.org/W3015371280","https://openalex.org/W3135215869","https://openalex.org/W4221066752"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2350741829","https://openalex.org/W2130043461"],"abstract_inverted_index":{"Time-based":[0],"ADC":[1],"is":[2,38],"gaining":[3],"popularity":[4],"in":[5,66,110,139,172,228],"medium-resolution":[6],"high-speed":[7],"(GS/s)":[8],"analog-to-digital":[9],"conversion,":[10],"due":[11],"to":[12,15,54,80,191,225],"its":[13],"capability":[14],"achieve":[16],"faster":[17],"conversion":[18,30],"rates":[19],"by":[20,41,45,58,137,154],"scaling":[21],"the":[22,42,56,69,92,132,155,161,166,177,196,201,215,218],"time":[23,87,220],"step":[24],"TLSBthrough":[25],"advanced":[26],"process":[27],"technology.":[28],"The":[29,61,127],"speed":[31,57],"(fs)":[32],"of":[33,121,130,179,195,208,217],"an":[34,192,226],"N-bit":[35],"resolution":[36],"TDC":[37,122],"primarily":[39],"dominated":[40],"TLSB,":[43,184],"represented":[44],"fs$<":[46],"1/(2^{\\mathrm{N}+1}\\times":[47],"\\mathrm{T}_{\\text{LSB}})$.":[48],"Several":[49],"methods":[50],"have":[51,105],"been":[52],"proposed":[53],"accelerate":[55],"reducing":[59,114,185],"TLSB.":[60,101,111],"vernier":[62],"delay":[63,72,94,119,145],"line":[64,120],"design":[65],"[1]":[67],"produces":[68],"TLSBby":[70],"adjusting":[71],"skew":[73],"(Td1-Td2).":[74],"Ref.":[75],"[2]":[76],"utilizes":[77],"phase":[78],"interpolation":[79],"generate":[81],"multi-phase":[82],"clock":[83],"outputs":[84],"with":[85],"uniform":[86],"intervals":[88],"(1.375":[89],"ps).":[90],"Additionally,":[91],"selective":[93],"tuning":[95],"cell":[96],"[4]":[97],"achieves":[98],"a":[99,107,204],"500fs":[100],"These":[102],"circuit":[103],"implementations":[104],"enabled":[106],"significant":[108],"reduction":[109],"However,":[112],"further":[113],"TLSBin":[115],"traditional":[116],"active":[117,144],"inverter-based":[118],"poses":[123],"several":[124],"challenges:":[125],"1)":[126],"jitter":[128,134,151,162],"budget":[129,163],"TLSBincorporates":[131],"random":[133],"(RJ)":[135],"introduced":[136],"noise":[138],"voltage-to-time":[140],"converter":[141],"(VTC)":[142],"and":[143],"line,":[146],"as":[147,149],"well":[148],"determination":[150],"(DJ)":[152],"generated":[153],"power":[156,229],"supply":[157],"ripple.":[158],"In":[159],"particular,":[160],"should":[164],"satisfy":[165],"bit":[167],"error":[168],"ratio":[169],"(BER)":[170],"requirement":[171],"communication":[173],"system.":[174],"2)":[175],"From":[176],"perspective":[178],"PVT":[180],"variation":[181],"calibration":[182,188,197],"for":[183,213],"TLSBrequires":[186],"higher":[187],"accuracy,":[189],"leading":[190],"increased":[193],"complexity":[194],"circuit.":[198],"3)":[199],"As":[200],"TLSBis":[202],"reduced,":[203],"larger":[205],"transconductance":[206],"(gm)":[207],"input":[209],"pair":[210],"becomes":[211],"critical":[212],"enhancing":[214],"precision":[216],"dynamic":[219],"comparator.":[221],"Consequently,":[222],"this":[223],"leads":[224],"increase":[227],"consumption,":[230],"particularly":[231],"during":[232],"low":[233],"slew-rate":[234],"edge":[235],"transitions.":[236]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}