{"id":"https://openalex.org/W4389880479","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347958","title":"A 11.6-to-13.6GHz, 47-fsrms Jitter Integer-N PLL with Simultaneous Differential 2ND-Harmonic Output using a - 128dBc/Hz Phase Noise at 1MHz offset Quad-Core VCO in 65nm CMOS","display_name":"A 11.6-to-13.6GHz, 47-fsrms Jitter Integer-N PLL with Simultaneous Differential 2ND-Harmonic Output using a - 128dBc/Hz Phase Noise at 1MHz offset Quad-Core VCO in 65nm CMOS","publication_year":2023,"publication_date":"2023-11-05","ids":{"openalex":"https://openalex.org/W4389880479","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347958"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc58667.2023.10347958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002404961","display_name":"Ruichang Ma","orcid":"https://orcid.org/0000-0002-2257-7105"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ruichang Ma","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086243413","display_name":"Haikun Jia","orcid":"https://orcid.org/0000-0003-4564-8938"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haikun Jia","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101567551","display_name":"Hongzhuo Liu","orcid":"https://orcid.org/0000-0002-7815-1701"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongzhuo Liu","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074494245","display_name":"Wei Deng","orcid":"https://orcid.org/0000-0002-6323-4539"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Deng","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China","Research Institute of Tsinghua University in Shenzhen, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Research Institute of Tsinghua University in Shenzhen, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052727227","display_name":"Baoyong Chi","orcid":"https://orcid.org/0000-0003-4399-4423"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Baoyong Chi","raw_affiliation_strings":["School of Integrated Circuits, BNRist, Tsinghua University,China","School of Integrated Circuits, BNRist, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"School of Integrated Circuits, BNRist, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5002404961"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16158394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8010168671607971},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7939516305923462},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7519783973693848},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7363772392272949},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5735505819320679},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.5427205562591553},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5077399015426636},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.49461695551872253},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.4929213523864746},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.45907044410705566},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45895203948020935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45671194791793823},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.4111764430999756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2587868869304657},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2507031261920929},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08439558744430542}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8010168671607971},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7939516305923462},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7519783973693848},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7363772392272949},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5735505819320679},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.5427205562591553},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5077399015426636},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.49461695551872253},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.4929213523864746},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.45907044410705566},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45895203948020935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45671194791793823},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.4111764430999756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2587868869304657},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2507031261920929},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08439558744430542},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc58667.2023.10347958","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347958","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4362575217","https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W1997649803","https://openalex.org/W40973090","https://openalex.org/W2197335427","https://openalex.org/W3036909566","https://openalex.org/W2377552037","https://openalex.org/W2893412776","https://openalex.org/W2310418070"],"abstract_inverted_index":{"PLL":[0,144,245],"frequency":[1,22,57,119,124,136,179,268],"synthesizers":[2,26],"with":[3,20,27,139,219,266],"low":[4,24,112],"jitter":[5,25],"are":[6,84],"essential":[7],"for":[8,46,110],"mm-Wave":[9],"high-speed":[10],"wireless":[11],"communication":[12],"systems":[13],"and":[14,75,259],"data":[15],"converters.":[16],"By":[17],"doing":[18],"away":[19],"the":[21,28,55,69,77,85,116,122,143,161,171,184,194,198,202,212,224,230,241],"doubler,":[23],"2":[29,60,261],"<sup":[30,61,262],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[31,62,148,235,256,263],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">ND</sup>":[32,63,264],"harmonic":[33,48,64,265],"output":[34],"can":[35,127],"simplify":[36],"their":[37],"architecture.":[38],"Additionally,":[39,114],"to":[40,53,80,90,141,182,222],"produce":[41],"high-quality":[42],"local":[43],"oscillator":[44],"signals":[45],"2ND":[47],"output,":[49],"it":[50],"is":[51,106],"beneficial":[52],"suppress":[54,81,223],"fundamental":[56,267],"component":[58],"at":[59],"output.":[65],"In":[66],"general,":[67],"lowering":[68],"voltagecontrolled":[70],"oscillator's":[71],"phase":[72,96,206],"noise":[73,83,97,195],"(PN)":[74],"reducing":[76,170],"PLL's":[78],"bandwidth":[79],"in-band":[82],"two":[86],"most":[87],"popular":[88],"ways":[89],"minimize":[91],"PN":[92,102,162],"of":[93,98,137,145,163,180,187,204,215,226,232,243],"PLL.":[94],"The":[95],"N-core":[99],"VCO":[100,188,251],"reduce":[101,183],"by":[103,197],"10logN,":[104],"which":[105,164],"an":[107],"effective":[108],"method":[109],"obtaining":[111],"PN.":[113,129],"increasing":[115],"reference":[117,134,199],"clock":[118,135,178,200],"hence":[120],"decreasing":[121],"loop":[123],"division":[125],"ratio":[126],"decrease":[128],"Literature":[130],"[1]":[131],"used":[132],"a":[133,154,177,244,248],"500MHz":[138],"175mW":[140],"implement":[142],"52-fs":[146],"<inf":[147,234,255],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</inf>":[149,236,257],"Jitter.":[150,237],"Ref.":[151,174,209],"[2]":[152],"adopted":[153],"folded":[155],"transformer-based":[156],"series":[157],"resonance":[158],"CMOS":[159],"VCO,":[160],"achieved":[165],"-130.8dBc/Hz@1MHz,":[166],"consumed":[167],"242mW":[168],"while":[169,192],"core":[172],"area.":[173],"[3]":[175],"uses":[176,211],"250MHz":[181],"overall":[185],"contribution":[186],"through":[189,201],"wideband":[190],"PLL,":[191],"suppressing":[193],"introduced":[196],"design":[203],"double-sampling":[205],"detector":[207,217],"(SPD).":[208],"[4]":[210],"high":[213],"gain":[214,225],"phase-frequency":[216],"(PFD)":[218],"time":[220],"amplification":[221],"CP,":[227],"thus":[228],"achieving":[229],"performance":[231],"60-fs":[233],"This":[238],"study":[239],"presents":[240],"construction":[242],"based":[246],"on":[247],"4-core":[249],"resistance-synchronized":[250],"that":[252],"achieves":[253],"47-fs":[254],"Jitter":[258],"produces":[260],"suppression.":[269]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2023-12-19T00:00:00"}