{"id":"https://openalex.org/W4389888192","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347909","title":"A 10TFLOPS Datacenter-Oriented GPU with 4-Corner Stacked 64GB Memory by The Means of 2.5D Packaging Technology","display_name":"A 10TFLOPS Datacenter-Oriented GPU with 4-Corner Stacked 64GB Memory by The Means of 2.5D Packaging Technology","publication_year":2023,"publication_date":"2023-11-05","ids":{"openalex":"https://openalex.org/W4389888192","doi":"https://doi.org/10.1109/a-sscc58667.2023.10347909"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc58667.2023.10347909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100673317","display_name":"Shuang Wang","orcid":"https://orcid.org/0000-0003-3351-7930"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuang Wang","raw_affiliation_strings":["Tsinqhua University,Beijing,China","MetaX Integrated Circuits (Shanghai) Co., Ltd","Tsinqhua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinqhua University,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"MetaX Integrated Circuits (Shanghai) Co., Ltd","institution_ids":[]},{"raw_affiliation_string":"Tsinqhua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100692422","display_name":"Weiliang Chen","orcid":"https://orcid.org/0000-0002-0995-2986"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiliang Chen","raw_affiliation_strings":["Tsinqhua University,Beijing,China","MetaX Integrated Circuits (Shanghai) Co., Ltd","Tsinqhua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinqhua University,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"MetaX Integrated Circuits (Shanghai) Co., Ltd","institution_ids":[]},{"raw_affiliation_string":"Tsinqhua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100764674","display_name":"Xueqing Li","orcid":"https://orcid.org/0000-0002-8051-3345"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueqing Li","raw_affiliation_strings":["Tsinqhua University,Beijing,China","Tsinqhua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinqhua University,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinqhua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Tsinqhua University,Beijing,China","Tsinqhua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinqhua University,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinqhua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Tsinqhua University,Beijing,China","Tsinqhua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinqhua University,Beijing,China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinqhua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.2088,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45270458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.8298546671867371},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7147396802902222},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5504716634750366},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.4597148895263672},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.43372824788093567},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37392181158065796},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3623962998390198},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3515191078186035},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.24108853936195374},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.22543978691101074},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.1927981972694397},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14062932133674622},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.09294456243515015}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.8298546671867371},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7147396802902222},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5504716634750366},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.4597148895263672},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.43372824788093567},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37392181158065796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3623962998390198},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3515191078186035},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.24108853936195374},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.22543978691101074},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.1927981972694397},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14062932133674622},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.09294456243515015},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc58667.2023.10347909","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc58667.2023.10347909","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W3015783148","https://openalex.org/W3134495297","https://openalex.org/W3186384115","https://openalex.org/W3192636176","https://openalex.org/W4224213002","https://openalex.org/W4244395536","https://openalex.org/W4250981202"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W3199896046","https://openalex.org/W2030086185","https://openalex.org/W1967842794","https://openalex.org/W1971997205","https://openalex.org/W2249711885","https://openalex.org/W2065289416","https://openalex.org/W2042127708"],"abstract_inverted_index":{"GPU":[0,22,46,97,164,188],"has":[1],"a":[2],"large":[3,53,86],"number":[4],"of":[5,85,101,186],"parallel":[6],"computing":[7,32],"units":[8],"and":[9,36,49,74,132,154,172,183],"fast":[10],"performance":[11,168],"growth,":[12],"which":[13],"is":[14,55,64,111,149,165],"suitable":[15],"for":[16],"datacenter[1].":[17],"In":[18],"order":[19],"to":[20,58,81,90,140],"improve":[21],"performance,":[23],"many":[24],"schemes":[25],"have":[26],"been":[27],"proposed":[28],"such":[29],"as":[30,41],"adding":[31],"core,":[33],"increasing":[34],"frequency":[35],"memory":[37],"capacity[2]":[38],"[3].":[39],"But":[40],"Moore's":[42],"Law":[43],"slows":[44],"down,":[45],"becomes":[47],"larger":[48],"larger.":[50],"The":[51,175],"ultra":[52],"chip":[54,87],"very":[56],"expensive":[57],"be":[59,79],"manufactured":[60],"because":[61],"the":[62,83,91,99,142],"yield":[63,185],"too":[65],"low.":[66],"This":[67],"paper":[68],"demonstrates":[69],"that":[70],"MCM(Multi-Chip":[71],"Module)":[72],"design":[73,131],"2.5D":[75,102],"packaging":[76,103,147],"technology":[77,123],"could":[78],"applied":[80],"address":[82],"issue":[84],"area.":[88],"Compared":[89],"traditional":[92],"monolithic":[93],"GPU,":[94],"4-corner":[95],"memory-stacked":[96],"by":[98,151],"means":[100],"technology(Die":[104],"on":[105,107,119],"Wafer":[106],"Substrate":[108],"with":[109,124,167],"Interposer)":[110],"adopted.":[112],"New":[113],"scheme":[114],"also":[115],"uses":[116],"HBM2":[117],"based":[118],"TSV(Through":[120],"Silicon":[121],"Via)":[122],"area":[125,182],"benefits.":[126],"Secondly,":[127],"3+1":[128],"levels(DIE-Interposer-PKG-PCB)":[129],"circuit":[130],"4":[133],"mark":[134],"areas":[135],"alignment":[136],"methods":[137],"are":[138],"used":[139],"solve":[141],"SI(Signal":[143],"Integrity)":[144],"problem.":[145],"And":[146],"IR-Drop":[148],"optimized":[150],"cell":[152,159],"flipping":[153],"special":[155],"LVT(Low":[156],"Voltage":[157],"Threshold)":[158],"selection.":[160],"A":[161],"data":[162],"center":[163],"designed":[166],"exceeding":[169],"10TFLOPS":[170],"(FP32)":[171],"64GB":[173],"memory.":[174],"result":[176],"illustrates":[177],"these":[178],"technologies":[179],"can":[180],"reduce":[181],"increase":[184],"datacenter":[187],"effectively.":[189]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}