{"id":"https://openalex.org/W4200369616","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634835","title":"A 10 GHz Dual-Loop PLL with Active Noise Cancellation Achieving 12dB Spur and 29% Noise Reduction","display_name":"A 10 GHz Dual-Loop PLL with Active Noise Cancellation Achieving 12dB Spur and 29% Noise Reduction","publication_year":2021,"publication_date":"2021-11-07","ids":{"openalex":"https://openalex.org/W4200369616","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634835"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc53895.2021.9634835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634835","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108324103","display_name":"Yu-Sian Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Sian Lu","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049976680","display_name":"Cheng-Lung Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Lung Lee","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042049354","display_name":"Wei\u2010Zen Chen","orcid":"https://orcid.org/0000-0003-2840-0754"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5108324103"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.4327,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.47285315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.814149022102356},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7041837573051453},{"id":"https://openalex.org/keywords/noise-floor","display_name":"Noise floor","score":0.6307048797607422},{"id":"https://openalex.org/keywords/active-noise-control","display_name":"Active noise control","score":0.5878132581710815},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5826821327209473},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5638304352760315},{"id":"https://openalex.org/keywords/oscillator-phase-noise","display_name":"Oscillator phase noise","score":0.5389232635498047},{"id":"https://openalex.org/keywords/effective-input-noise-temperature","display_name":"Effective input noise temperature","score":0.5287665128707886},{"id":"https://openalex.org/keywords/noise-temperature","display_name":"Noise temperature","score":0.5018465518951416},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4696257412433624},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4560236632823944},{"id":"https://openalex.org/keywords/noise-figure","display_name":"Noise figure","score":0.42017900943756104},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.41003862023353577},{"id":"https://openalex.org/keywords/noise-measurement","display_name":"Noise measurement","score":0.4036288261413574},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3930004835128784},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.3559954762458801},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33306455612182617},{"id":"https://openalex.org/keywords/acoustics","display_name":"Acoustics","score":0.26235783100128174},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2463586926460266}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.814149022102356},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7041837573051453},{"id":"https://openalex.org/C187612029","wikidata":"https://www.wikidata.org/wiki/Q17083130","display_name":"Noise floor","level":4,"score":0.6307048797607422},{"id":"https://openalex.org/C100342000","wikidata":"https://www.wikidata.org/wiki/Q583234","display_name":"Active noise control","level":3,"score":0.5878132581710815},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5826821327209473},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5638304352760315},{"id":"https://openalex.org/C26571440","wikidata":"https://www.wikidata.org/wiki/Q7106415","display_name":"Oscillator phase noise","level":5,"score":0.5389232635498047},{"id":"https://openalex.org/C12252657","wikidata":"https://www.wikidata.org/wiki/Q5347266","display_name":"Effective input noise temperature","level":5,"score":0.5287665128707886},{"id":"https://openalex.org/C52660251","wikidata":"https://www.wikidata.org/wiki/Q17083145","display_name":"Noise temperature","level":3,"score":0.5018465518951416},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4696257412433624},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4560236632823944},{"id":"https://openalex.org/C112806910","wikidata":"https://www.wikidata.org/wiki/Q746825","display_name":"Noise figure","level":4,"score":0.42017900943756104},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.41003862023353577},{"id":"https://openalex.org/C29265498","wikidata":"https://www.wikidata.org/wiki/Q7047719","display_name":"Noise measurement","level":3,"score":0.4036288261413574},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3930004835128784},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.3559954762458801},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33306455612182617},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.26235783100128174},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2463586926460266},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc53895.2021.9634835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634835","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W4229941771"],"related_works":["https://openalex.org/W1988257008","https://openalex.org/W904341830","https://openalex.org/W2118931924","https://openalex.org/W2180056344","https://openalex.org/W2495908765","https://openalex.org/W2141570529","https://openalex.org/W88542131","https://openalex.org/W2114974284","https://openalex.org/W2043715255","https://openalex.org/W1537423256"],"abstract_inverted_index":{"PLL-based":[0],"frequency":[1,9,70,91],"synthesizers":[2],"with":[3,155],"low":[4,90,184],"phase":[5,44,51,77],"noise":[6,30,45,78,92,108,120,153,170,185,197],"and":[7,18,94,126,163,169],"high":[8,69,111],"stability":[10],"are":[11,95,116,173],"essential":[12],"for":[13,27,88,98],"the":[14,23,74,89,104,119,123,137,148,167,176,188,194],"next":[15],"generation":[16],"wireline":[17],"wireless":[19],"communication":[20],"systems.":[21],"In":[22],"past,":[24],"circuit":[25],"techniques":[26],"in":[28,106,143,195],"band":[29,107,150,196],"suppression":[31],"have":[32],"drawn":[33],"many":[34],"research":[35],"efforts,":[36],"such":[37],"as":[38],"using":[39],"reference":[40,124,138],"injection":[41,55,63],"[1]":[42],"or":[43,133],"cancellation":[46,79,154,171],"through":[47],"a":[48,61,83,182],"delayed-discriminator":[49],"based":[50,100],"detector":[52],"[3].":[53,112],"The":[54,161],"locked":[56],"PLLs":[57,80,101],"(IL-PLL)":[58],"count":[59],"on":[60],"precise":[62],"timing":[64],"control":[65],"to":[66,132,175,191],"avoid":[67,192],"generating":[68],"spurs":[71],"[1].":[72],"On":[73],"other":[75],"hand,":[76],"(PNC-PLL)":[81],"require":[82],"sufficiently":[84],"long":[85],"delay":[86,164],"time":[87],"detection,":[93],"more":[96],"appealing":[97],"ring-oscillator":[99],"(RO-PLL)":[102],"where":[103],"intrinsic":[105],"is":[109,158],"relatively":[110],"Both":[113],"of":[114,122,187],"them":[115],"limited":[117],"by":[118],"floor":[121],"signal,":[125],"cannot":[127],"counteract":[128],"critical":[129],"aggressors":[130],"close":[131],"even":[134],"higher":[135],"than":[136],"frequencies":[139],"that":[140],"may":[141],"encounter":[142],"SoC":[144],"integration.":[145],"To":[146],"suppress":[147],"out":[149],"noise,":[151],"active":[152],"extensive":[156],"calibration":[157],"required":[159],"[1][4].":[160],"gain":[162],"matching":[165],"between":[166],"aggressor":[168],"paths":[172],"vital":[174],"existing":[177],"techniques.":[178],"Besides,":[179],"it":[180],"demands":[181],"stringently":[183],"level":[186],"auxiliary":[189],"circuitries":[190],"deteriorating":[193],"floor.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}