{"id":"https://openalex.org/W4200209146","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634742","title":"CIM-SECDED: A 40nm 64Kb Compute In-Memory RRAM Macro with ECC Enabling Reliable Operation","display_name":"CIM-SECDED: A 40nm 64Kb Compute In-Memory RRAM Macro with ECC Enabling Reliable Operation","publication_year":2021,"publication_date":"2021-11-07","ids":{"openalex":"https://openalex.org/W4200209146","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634742"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc53895.2021.9634742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634742","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089938000","display_name":"Brian Crafton","orcid":"https://orcid.org/0000-0002-0227-0421"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I2800444561","display_name":"Atlanta Technical College","ror":"https://ror.org/01s3vfp47","country_code":"US","type":"education","lineage":["https://openalex.org/I2800444561"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Brian Crafton","raw_affiliation_strings":["Georgia Tech, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Tech, Atlanta, USA","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027137793","display_name":"Samuel Spetalnick","orcid":"https://orcid.org/0000-0003-1627-9002"},"institutions":[{"id":"https://openalex.org/I2800444561","display_name":"Atlanta Technical College","ror":"https://ror.org/01s3vfp47","country_code":"US","type":"education","lineage":["https://openalex.org/I2800444561"]},{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samuel Spetalnick","raw_affiliation_strings":["Georgia Tech, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Tech, Atlanta, USA","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059199220","display_name":"Jong\u2010Hyeok Yoon","orcid":"https://orcid.org/0000-0001-7373-7028"},"institutions":[{"id":"https://openalex.org/I193352282","display_name":"Daegu Gyeongbuk Institute of Science and Technology","ror":"https://ror.org/03frjya69","country_code":"KR","type":"education","lineage":["https://openalex.org/I193352282"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jong-Hyeok Yoon","raw_affiliation_strings":["DGIST, Daegu, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"DGIST, Daegu, Republic of Korea","institution_ids":["https://openalex.org/I193352282"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031436726","display_name":"Wei Wu","orcid":"https://orcid.org/0000-0003-0401-7363"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Wu","raw_affiliation_strings":["Intel, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112838079","display_name":"Carlos Tokunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Tokunaga","raw_affiliation_strings":["Intel, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]},{"id":"https://openalex.org/I2800444561","display_name":"Atlanta Technical College","ror":"https://ror.org/01s3vfp47","country_code":"US","type":"education","lineage":["https://openalex.org/I2800444561"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Georgia Tech, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Tech, Atlanta, USA","institution_ids":["https://openalex.org/I2800444561","https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5089938000"],"corresponding_institution_ids":["https://openalex.org/I130701444","https://openalex.org/I2800444561"],"apc_list":null,"apc_paid":null,"fwci":4.7687,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.97062386,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12588","display_name":"Electronic and Structural Properties of Oxides","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2505","display_name":"Materials Chemistry"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9537960886955261},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.722690224647522},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5936219096183777},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5848867297172546},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5481276512145996},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.4655761122703552},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.45899537205696106},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45502880215644836},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4345906376838684},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.43162888288497925},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4196588695049286},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.4111044108867645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33489102125167847},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26993730664253235},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1359565258026123},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.09991997480392456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09952101111412048},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09772083163261414}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9537960886955261},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.722690224647522},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5936219096183777},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5848867297172546},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5481276512145996},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.4655761122703552},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.45899537205696106},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45502880215644836},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4345906376838684},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.43162888288497925},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4196588695049286},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.4111044108867645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33489102125167847},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26993730664253235},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1359565258026123},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.09991997480392456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09952101111412048},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09772083163261414},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc53895.2021.9634742","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634742","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2584335437","https://openalex.org/W2794288888","https://openalex.org/W2921329602","https://openalex.org/W3015980402","https://openalex.org/W3016048022","https://openalex.org/W3049223108","https://openalex.org/W3135839634","https://openalex.org/W3163785120","https://openalex.org/W6760724898","https://openalex.org/W6781997950","https://openalex.org/W6791427274","https://openalex.org/W6795873395"],"related_works":["https://openalex.org/W2076211355","https://openalex.org/W2086074825","https://openalex.org/W2964871028","https://openalex.org/W3088669828","https://openalex.org/W2104937488","https://openalex.org/W2110321764","https://openalex.org/W2065076119","https://openalex.org/W2162174949","https://openalex.org/W264943428","https://openalex.org/W2810613542"],"abstract_inverted_index":{"Resistive":[0],"RAM":[1],"(RRAM)":[2],"is":[3,88],"a":[4,19,114,179],"promising":[5],"candidate":[6],"for":[7,133,161],"compute":[8,162],"in-memory":[9,163],"(CIM)":[10],"applications":[11,35],"owing":[12],"to":[13,33,46,69,141,157,183],"its":[14],"natural":[15],"multiply-and-accumulate":[16],"structure":[17],"in":[18,118],"1T-1R":[20],"bitcell,":[21],"high-bit":[22],"density,":[23],"non-volatility,":[24],"and":[25,27,42,49,61,171,175,199],"voltage":[26,206],"process":[28],"compatibility.":[29],"These":[30],"properties":[31],"seek":[32],"advance":[34],"such":[36],"as":[37],"AI":[38,184],"with":[39,91,131],"higher":[40],"throughput":[41],"bit-density.":[43],"However,":[44],"due":[45],"process,":[47],"temperature,":[48],"write-to-write":[50],"variations":[51,170],"the":[52,71,100,108,166,194],"resistive":[53],"state":[54],"of":[55,73,136],"each":[56],"RRAM":[57,116],"undergoes":[58],"both":[59],"spatial":[60],"temporal":[62],"variations.":[63],"Significant":[64],"effort":[65],"has":[66],"been":[67],"made":[68],"reduce":[70],"impact":[72],"device":[74],"variation":[75],"using":[76],"iterative":[77],"write":[78,176,205],"verify":[79],"(IWV)":[80],"or":[81],"training-aware":[82],"approaches":[83],"[1].":[84],"Unfortunately,":[85],"traditional":[86],"ECC":[87],"not":[89],"compatible":[90,130],"CIM":[92,132],"when":[93,181],"multiple":[94],"cells":[95],"are":[96],"read":[97],"simultaneously":[98],"on":[99,168,193],"same":[101],"bitline.":[102],"To":[103],"address":[104],"this":[105,111],"issue":[106],"at":[107],"circuit":[109],"level,":[110],"paper":[112],"presents":[113],"64Kb":[115],"macro":[117],"40nm":[119],"CMOS":[120],"supporting":[121],"SECDED":[122],"(single":[123],"error":[124,127,152],"correction,":[125],"double":[126],"detection)":[128],"scheme":[129],"any":[134],"number":[135],"parallel":[137],"row":[138],"accesses.":[139],"Compared":[140],"prior":[142],"work,":[143],"our":[144],"results":[145],"indicate":[146],"that":[147],"CIM-SECDED":[148],"(1)":[149,188],"improves":[150],"bit":[151],"rate":[153],"(BER)":[154],"by":[155],"up":[156],"$69.2":[158],"\\times":[159],"$":[160],"(2)":[164,198],"relaxes":[165],"constraints":[167],"resistance":[169],"directly":[172],"lowers":[173],"IWV":[174],"voltages.":[177],"As":[178],"result,":[180],"applied":[182],"workloads":[185],"we":[186],"achieve":[187],"24.4%":[189],"(29.9%)":[190],"accuracy":[191],"improvement":[192],"CIFAR10":[195],"(ImageNet)":[196],"dataset":[197],"consequently,":[200],"improved":[201],"endurance":[202],"though":[203],"lowering":[204],"requirements":[207],"[2].":[208]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}