{"id":"https://openalex.org/W4200378499","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634718","title":"An Adaptive Clocking System using Supply Tracking Clock Modulator with Background Calibrated Supply-Sensitivity in 28nm CMOS","display_name":"An Adaptive Clocking System using Supply Tracking Clock Modulator with Background Calibrated Supply-Sensitivity in 28nm CMOS","publication_year":2021,"publication_date":"2021-11-07","ids":{"openalex":"https://openalex.org/W4200378499","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634718"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc53895.2021.9634718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634718","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101821222","display_name":"Dongin Kim","orcid":"https://orcid.org/0000-0002-1189-6055"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]},{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Dongin Kim","raw_affiliation_strings":["Samsung Electronics,Suwon,Korea","Samsung Electronics, Suwon, Korea","KAIST, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"Samsung Electronics,Suwon,Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Samsung Electronics, Suwon, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040917581","display_name":"SeongHwan Cho","orcid":"https://orcid.org/0000-0001-7938-2694"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"SeongHwan Cho","raw_affiliation_strings":["KAIST,Daejeon,Korea","KAIST, Daejeon, Korea"],"affiliations":[{"raw_affiliation_string":"KAIST,Daejeon,Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101821222"],"corresponding_institution_ids":["https://openalex.org/I157485424","https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.4327,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4735212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.8022252917289734},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7749528288841248},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7680332660675049},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7030537128448486},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.691795289516449},{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.6837544441223145},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6746314167976379},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5448503494262695},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5357000231742859},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5310713648796082},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5176799297332764},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5017099380493164},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.47350695729255676},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.34098416566848755},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.2575892210006714},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23991826176643372},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22938713431358337},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17482206225395203},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.09290003776550293}],"concepts":[{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.8022252917289734},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7749528288841248},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7680332660675049},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7030537128448486},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.691795289516449},{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.6837544441223145},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6746314167976379},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5448503494262695},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5357000231742859},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5310713648796082},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5176799297332764},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5017099380493164},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.47350695729255676},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.34098416566848755},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.2575892210006714},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23991826176643372},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22938713431358337},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17482206225395203},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.09290003776550293}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc53895.2021.9634718","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634718","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2006192889","https://openalex.org/W2042255220","https://openalex.org/W2051192488","https://openalex.org/W2118616136","https://openalex.org/W2744426445","https://openalex.org/W6651883144","https://openalex.org/W6663032387","https://openalex.org/W6742645217"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2133326759","https://openalex.org/W2617666058","https://openalex.org/W2127892766","https://openalex.org/W1564063853"],"abstract_inverted_index":{"Clock":[0],"frequency":[1,38,137,175],"of":[2,53,59,78,185,190],"microprocessors":[3],"must":[4],"be":[5,92],"low":[6],"enough":[7],"to":[8,86,94,104,152,176],"ensure":[9],"error-free":[10],"operation":[11],"under":[12],"supply":[13,45,120,154,165,178],"fluctuation.":[14],"As":[15],"having":[16],"a":[17,51,140,162],"fixed,":[18],"low-frequency":[19],"clock":[20,37,69,80,96,100,116,136,167,174,187],"results":[21],"in":[22,124],"sub-par":[23],"performance,":[24],"previous":[25,63,128],"works":[26,64],"have":[27],"proposed":[28],"adaptive":[29],"clocking":[30],"(AC)":[31],"where":[32],"logic":[33,88,108],"blocks":[34,89],"receive":[35,112],"reduced":[36,135],"from":[39,82],"the":[40,57,60,68,76,79,83,87,107,113,134,153,173,177,183,186],"PLL":[41,84],"when":[42,117],"there":[43,49,118],"is":[44,50,119,138],"droop":[46,121],"[1\u20135].":[47],"Unfortunately,":[48],"couple":[52],"issues":[54],"that":[55,90,170],"limit":[56],"performance":[58,132],"AC.":[61],"First,":[62],"employ":[65],"ACs":[66,129],"before":[67],"buffer":[70,81],"and":[71,147],"thus":[72],"do":[73],"not":[74,111,149],"consider":[75],"delay":[77],"output":[85],"could":[91],"up":[93],"ten":[95],"cycles":[97],"at":[98,182],"GHz":[99],"frequencies":[101],"[1].":[102],"Due":[103],"this":[105],"delay,":[106],"block":[109],"may":[110],"correctly":[114],"adjusted":[115],"as":[122,133],"shown":[123],"Fig.":[125],"1(a).":[126],"Second,":[127],"achieve":[130],"limited":[131],"either":[139],"fixed":[141],"or":[142],"coarsely":[143],"quantized":[144],"value":[145],"[1\u20134],":[146],"does":[148],"adapt":[150],"optimally":[151,171],"[5].":[155],"To":[156],"address":[157],"these":[158],"issues,":[159],"we":[160],"present":[161],"background":[163],"calibrated":[164],"tracking":[166],"modulator":[168],"(STCM)":[169],"adjusts":[172],"by":[179],"placing":[180],"it":[181],"end":[184],"buffer,":[188],"instead":[189],"before.":[191]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}