{"id":"https://openalex.org/W4200096162","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634706","title":"A 3.7-to-4.1GHz Narrowband Digital Bang-Bang PLL with a Multitaps LMS Algorithm to Automatically Control the Bandwidth Achieving 183fs Integrated Jitter","display_name":"A 3.7-to-4.1GHz Narrowband Digital Bang-Bang PLL with a Multitaps LMS Algorithm to Automatically Control the Bandwidth Achieving 183fs Integrated Jitter","publication_year":2021,"publication_date":"2021-11-07","ids":{"openalex":"https://openalex.org/W4200096162","doi":"https://doi.org/10.1109/a-sscc53895.2021.9634706"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc53895.2021.9634706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634706","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027695549","display_name":"Mario Mercandelli","orcid":"https://orcid.org/0000-0003-0847-9207"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Mario Mercandelli","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071532224","display_name":"Luca Bertulessi","orcid":"https://orcid.org/0000-0001-6167-6512"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Bertulessi","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073514694","display_name":"Carlo Samori","orcid":"https://orcid.org/0000-0002-7084-0721"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Carlo Samori","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085904857","display_name":"Salvatore Levantino","orcid":"https://orcid.org/0000-0003-0895-1700"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Levantino","raw_affiliation_strings":["Politecnico di Milano,Milan,Italy","Politecnico di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano,Milan,Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5027695549"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.8655,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64271833,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8202692270278931},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7888598442077637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6865580677986145},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6352752447128296},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5657448768615723},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5651196837425232},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.4523440897464752},{"id":"https://openalex.org/keywords/narrowband","display_name":"Narrowband","score":0.43108710646629333},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2386491298675537},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.21076279878616333},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11958673596382141}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8202692270278931},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7888598442077637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6865580677986145},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6352752447128296},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5657448768615723},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5651196837425232},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.4523440897464752},{"id":"https://openalex.org/C2776096036","wikidata":"https://www.wikidata.org/wiki/Q1140483","display_name":"Narrowband","level":2,"score":0.43108710646629333},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2386491298675537},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.21076279878616333},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11958673596382141}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/a-sscc53895.2021.9634706","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc53895.2021.9634706","pdf_url":null,"source":{"id":"https://openalex.org/S4363608516","display_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1192695","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/1192695","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2131600307","https://openalex.org/W2790060412","https://openalex.org/W2897766837","https://openalex.org/W3028280451","https://openalex.org/W3154592321","https://openalex.org/W4248108322"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2474043983","https://openalex.org/W2008250178","https://openalex.org/W2078513307","https://openalex.org/W2566880546","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604"],"abstract_inverted_index":{"Digital":[0],"PLLs":[1],"(DPLLs)":[2],"have":[3],"demonstrated":[4],"to":[5,10,18,23,33,44,66,98,129],"be":[6],"a":[7,102],"promising":[8],"candidate":[9],"implement":[11],"frequency":[12],"synthesizers":[13],"in":[14],"wireless":[15],"transceivers,":[16],"thanks":[17,97],"their":[19,90],"scaling-friendly":[20],"architecture":[21],"and":[22,56,59,79,93,116,132],"the":[24,35,69,99,121,139],"possibility":[25],"of":[26,40,71,101,110,126],"implementing":[27],"powerful":[28],"background":[29],"adaptive":[30],"calibration":[31],"algorithms":[32],"compensate":[34],"system":[36,140],"non-idealities.":[37],"The":[38],"combination":[39],"these":[41],"features":[42],"leads":[43],"an":[45],"inherently":[46],"faster":[47],"time-to-market":[48],"than":[49],"traditional":[50],"analog":[51],"PLLs,":[52],"avoiding":[53],"lengthy":[54],"porting":[55],"redesign":[57],"phases":[58],"factory":[60],"calibrations,":[61],"making":[62],"DPLLs":[63,85],"particularly":[64],"attractive":[65,88],"cope":[67],"with":[68],"surge":[70],"mobile":[72],"applications":[73],"recently":[74],"driven":[75],"by":[76],"remote":[77],"working":[78],"contactless":[80],"businesses.":[81],"Among":[82],"DPLLs,":[83],"bang-bang":[84],"are":[86],"especially":[87],"for":[89],"reduced":[91],"complexity":[92],"low":[94],"power":[95],"consumption,":[96],"use":[100],"binary":[103],"phase":[104,113,141],"detector":[105],"(BPD),":[106],"while":[107],"still":[108],"capable":[109],"achieving":[111],"state-of-the-art":[112],"noise,":[114],"jitter,":[115],"fast-lock":[117],"performances":[118],"[1]\u2013[2].":[119],"However,":[120],"DPLL":[122],"bandwidth,":[123],"on":[124,138],"top":[125],"being":[127],"subject":[128],"process,":[130],"voltage,":[131],"temperature":[133],"(PVT)":[134],"variations,":[135],"also":[136],"depends":[137],"noise":[142],"level":[143],"[3].":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
