{"id":"https://openalex.org/W3016038922","doi":"https://doi.org/10.1109/a-sscc47793.2019.9056976","title":"A 2.666GT/s 128GB/s 14nm Memory I/O with Jitter and Crosstalk Cancellation","display_name":"A 2.666GT/s 128GB/s 14nm Memory I/O with Jitter and Crosstalk Cancellation","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3016038922","doi":"https://doi.org/10.1109/a-sscc47793.2019.9056976","mag":"3016038922"},"language":"en","primary_location":{"id":"doi:10.1109/a-sscc47793.2019.9056976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc47793.2019.9056976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032763051","display_name":"H. Muljono","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Harry Muljono","raw_affiliation_strings":["Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065285334","display_name":"Kathy Peng","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kathy Peng","raw_affiliation_strings":["Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014541282","display_name":"Linda K Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linda Sun","raw_affiliation_strings":["Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059686769","display_name":"Isaac Abraham","orcid":"https://orcid.org/0000-0001-8846-013X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Isaac Abraham","raw_affiliation_strings":["Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087013916","display_name":"Charlie Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charlie Lin","raw_affiliation_strings":["Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068966161","display_name":"Yanjie Zhu","orcid":"https://orcid.org/0000-0001-9669-3013"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanjie Zhu","raw_affiliation_strings":["Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091612503","display_name":"Chunrong Song","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chunrong Song","raw_affiliation_strings":["Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Scalable Performance CPU Development Group, Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5032763051"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2385,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.58006694,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8059492111206055},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.728140652179718},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.675689160823822},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5375632047653198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33382469415664673},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3152275085449219},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.28093570470809937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19743266701698303},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13738006353378296}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8059492111206055},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.728140652179718},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.675689160823822},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5375632047653198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33382469415664673},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3152275085449219},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28093570470809937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19743266701698303},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13738006353378296}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/a-sscc47793.2019.9056976","is_oa":false,"landing_page_url":"https://doi.org/10.1109/a-sscc47793.2019.9056976","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE Asian Solid-State Circuits Conference (A-SSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1619035527","https://openalex.org/W1966797259","https://openalex.org/W1999903189","https://openalex.org/W2080728704","https://openalex.org/W2154966820"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2155789024","https://openalex.org/W3213608175","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2109491806","https://openalex.org/W3095633856","https://openalex.org/W2058044441","https://openalex.org/W2343144621"],"abstract_inverted_index":{"A":[0],"DDR":[1],"interface":[2],"that":[3],"serves":[4],"DDR4":[5],"and":[6,68],"Optane":[7],"DC":[8],"Persistent":[9],"Memory":[10],"DIMMs":[11],"achieves":[12],"2.666GT/s":[13],"transfer":[14],"rate":[15],"on":[16],"a":[17,26],"state":[18],"of":[19,28,41],"the":[20],"art":[21],"14nm":[22],"Server":[23],"CPU":[24],"with":[25],"total":[27],"6":[29],"channels,":[30],"yielding":[31],"128GB/s":[32],"data":[33],"bandwidth":[34,39],"required":[35],"to":[36],"fulfill":[37],"high":[38],"demand":[40],"server":[42],"applications.":[43],"To":[44],"support":[45],"2":[46],"DIMM":[47],"per":[48],"Channel":[49],"(DPC)":[50],"configuration,":[51],"it":[52],"utilizes":[53],"three":[54],"novel":[55],"techniques,":[56],"namely":[57],"Phase":[58],"Based":[59],"Crosstalk":[60],"Cancellation":[61,66],"(PXC),":[62],"Data":[63],"Dependent":[64],"Jitter":[65],"(DDJC)":[67],"un-clocked":[69],"DFE":[70],"architecture.":[71]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}