{"id":"https://openalex.org/W2108924079","doi":"https://doi.org/10.1109/92.988731","title":"Locally clocked pipelines and dynamic logic","display_name":"Locally clocked pipelines and dynamic logic","publication_year":2002,"publication_date":"2002-02-01","ids":{"openalex":"https://openalex.org/W2108924079","doi":"https://doi.org/10.1109/92.988731","mag":"2108924079"},"language":"en","primary_location":{"id":"doi:10.1109/92.988731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.988731","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014859273","display_name":"G.N. Hoyer","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G.N. Hoyer","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Washington Univ., Seattle, WA, USA]","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016161583","display_name":"Gin Yee","orcid":null},"institutions":[{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]},{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Yee","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","University of Washington , Seattle"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington , Seattle","institution_ids":["https://openalex.org/I58610484","https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]},{"id":"https://openalex.org/I58610484","display_name":"Seattle University","ror":"https://ror.org/02jqc0m91","country_code":"US","type":"education","lineage":["https://openalex.org/I58610484"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Sechen","raw_affiliation_strings":["Department of Electrical Engineering, University of Washington, Seattle, WA, USA","University of Washington , Seattle"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Washington, Seattle, WA, USA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University of Washington , Seattle","institution_ids":["https://openalex.org/I58610484","https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014859273"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.6789,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.69862093,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"10","issue":"1","first_page":"58","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6680312156677246},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.6558490991592407},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5722256302833557},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5073623061180115},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.49854040145874023},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4904434382915497},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4841333329677582},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.4832649827003479},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.46073099970817566},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45127785205841064},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.44364115595817566},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4335762560367584},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.41750386357307434},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.36808711290359497},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27539414167404175},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23923182487487793},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22308304905891418},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.19960615038871765},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1683167815208435},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.12391772866249084},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.10447955131530762}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6680312156677246},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.6558490991592407},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5722256302833557},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5073623061180115},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.49854040145874023},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4904434382915497},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4841333329677582},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.4832649827003479},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.46073099970817566},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45127785205841064},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.44364115595817566},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4335762560367584},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.41750386357307434},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.36808711290359497},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27539414167404175},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23923182487487793},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22308304905891418},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.19960615038871765},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1683167815208435},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.12391772866249084},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.10447955131530762},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/92.988731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.988731","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1554812212","https://openalex.org/W1817545098","https://openalex.org/W1829133288","https://openalex.org/W1830487160","https://openalex.org/W1893847414","https://openalex.org/W2027784276","https://openalex.org/W2057329915","https://openalex.org/W2100505825","https://openalex.org/W2121914493","https://openalex.org/W2125042769","https://openalex.org/W2138134203","https://openalex.org/W2160160584","https://openalex.org/W2168281491","https://openalex.org/W4231905827","https://openalex.org/W6633282629","https://openalex.org/W6638491868"],"related_works":["https://openalex.org/W3015599398","https://openalex.org/W2188730438","https://openalex.org/W2792778858","https://openalex.org/W2157230896","https://openalex.org/W2034656493","https://openalex.org/W2362904186","https://openalex.org/W1997308464","https://openalex.org/W2114232017","https://openalex.org/W2040679505","https://openalex.org/W4281385583"],"abstract_inverted_index":{"Micropipelines":[0],"and":[1,54,65,99],"most":[2],"of":[3,16,27,57,130],"its":[4,113],"variants":[5],"use":[6],"a":[7,12,28,39,51,102,127,134],"delay-insensitive":[8,23,41,114],"controller":[9,42,63,95],"to":[10,60,74],"moderate":[11],"pipeline.":[13],"In":[14,34],"search":[15],"improved":[17,48],"performance,":[18],"we":[19,36],"depart":[20],"from":[21],"the":[22,32,62,93],"model":[24,30,53],"in":[25],"favor":[26],"bounded-delay":[29,52,94],"for":[31,43,96,133],"controller.":[33],"particular,":[35],"demonstrate":[37],"how":[38],"general":[40],"level-sensitive":[44],"pipelines":[45],"can":[46],"be":[47],"by":[49],"assuming":[50],"taking":[55],"advantage":[56],"delay":[58],"information":[59],"make":[61],"faster":[64],"more":[66],"efficient.":[67],"The":[68],"new":[69],"control":[70,111],"scheme":[71],"is":[72,89,145],"referred":[73],"as":[75],"locally":[76],"clocked":[77],"(LC)":[78],"control.":[79],"A":[80],"highly":[81],"pipelined":[82],"logic":[83,88,105,144],"technique":[84],"called":[85],"LC":[86,110,142],"dynamic":[87,104,143],"presented":[90],"that":[91,140],"combines":[92],"their":[97],"comments":[98],"suggestions.":[100],"with":[101,112,126],"latching":[103],"gate":[106],"design.":[107],"Simulations":[108],"comparing":[109],"counterpart":[115],"are":[116],"presented.":[117,146],"Also,":[118],"an":[119],"8":[120,123],"/spl":[121,136],"times/":[122],"bit":[124],"multiplier":[125],"maximum":[128],"frequency":[129],"715":[131],"MHz":[132],"1":[135],"mu/m":[137],"CMOS":[138],"process":[139],"uses":[141]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}