{"id":"https://openalex.org/W2103714239","doi":"https://doi.org/10.1109/92.974905","title":"Impact of three-dimensional architectures on interconnects in gigascale integration","display_name":"Impact of three-dimensional architectures on interconnects in gigascale integration","publication_year":2001,"publication_date":"2001-12-01","ids":{"openalex":"https://openalex.org/W2103714239","doi":"https://doi.org/10.1109/92.974905","mag":"2103714239"},"language":"en","primary_location":{"id":"doi:10.1109/92.974905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.974905","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004853930","display_name":"J.W. Joyner","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J.W. Joyner","raw_affiliation_strings":["Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. Eng.,, Georgia Inst. of Technol., Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080582358","display_name":"V. Ramakrishnan","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Venkatesan","raw_affiliation_strings":["Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology , Atlanta#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018095974","display_name":"Payman Zarkesh-Ha","orcid":"https://orcid.org/0000-0002-0571-9212"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Zarkesh-Ha","raw_affiliation_strings":["Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology , Atlanta#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101674529","display_name":"Jeffrey A. Davis","orcid":"https://orcid.org/0000-0001-8849-6933"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Davis","raw_affiliation_strings":["Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology , Atlanta#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta#TAB#","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041468877","display_name":"J.D. Meindl","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.D. Meindl","raw_affiliation_strings":["Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","Georgia Institute of Technology , Atlanta#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronics Research Center, School of Eletrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology , Atlanta#TAB#","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004853930"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":2.5622,"has_fulltext":false,"cited_by_count":90,"citation_normalized_percentile":{"value":0.89410558,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"9","issue":"6","first_page":"922","last_page":"928"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.8328812122344971},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7463892698287964},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.6919925212860107},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.523951530456543},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5171939134597778},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.4792042672634125},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4390029013156891},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4098261594772339},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.3899003863334656},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.388931006193161},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36833515763282776},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30188676714897156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2636118233203888},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.25357985496520996},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1380349099636078},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11942479014396667}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.8328812122344971},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7463892698287964},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.6919925212860107},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.523951530456543},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5171939134597778},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.4792042672634125},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4390029013156891},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4098261594772339},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.3899003863334656},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.388931006193161},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36833515763282776},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30188676714897156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2636118233203888},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.25357985496520996},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1380349099636078},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11942479014396667},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/92.974905","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.974905","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W17300854","https://openalex.org/W1531405776","https://openalex.org/W1556480701","https://openalex.org/W1603767330","https://openalex.org/W1816385972","https://openalex.org/W1913630730","https://openalex.org/W1970296212","https://openalex.org/W2011786775","https://openalex.org/W2028954821","https://openalex.org/W2103318390","https://openalex.org/W2108368155","https://openalex.org/W2126970815","https://openalex.org/W2131580280","https://openalex.org/W2142992648","https://openalex.org/W2144321909","https://openalex.org/W2146306637","https://openalex.org/W2151934831","https://openalex.org/W2538857334","https://openalex.org/W6631609003"],"related_works":["https://openalex.org/W2165367082","https://openalex.org/W1998662473","https://openalex.org/W1988252515","https://openalex.org/W1972641423","https://openalex.org/W611446063","https://openalex.org/W2183559057","https://openalex.org/W8358306","https://openalex.org/W2216584887","https://openalex.org/W309165247","https://openalex.org/W2006106470"],"abstract_inverted_index":{"An":[0],"interconnect":[1,54],"distribution":[2],"model":[3],"for":[4,56,115],"homogeneous,":[5],"three-dimensional":[6],"(3-D)":[7],"architectures":[8,17,114],"with":[9],"variable":[10],"separation":[11,30],"of":[12,25,31,39,48,88],"strata":[13,32],"is":[14],"presented.":[15],"Three-dimensional":[16],"offer":[18],"an":[19,57,75],"opportunity":[20],"to":[21,107],"reduce":[22],"the":[23,26,37,46,86],"length":[24,38],"longest":[27],"interconnects.":[28,50],"The":[29],"has":[33],"little":[34],"impact":[35,44],"on":[36,45],"interconnects":[40],"but":[41],"a":[42,52,63,67,82],"large":[43],"number":[47,87],"interstratal":[49],"Using":[51],"multilevel":[53],"methodology":[55],"ITRS":[58],"2005":[59],"100":[60],"nm":[61],"ASIC,":[62],"two-strata":[64],"architecture":[65],"offers":[66],"3.9/spl":[68],"times/":[69],"increase":[70],"in":[71,78,85,102],"wire-limited":[72,79],"clock":[73],"frequency,":[74],"84%":[76],"decrease":[77,84],"area":[80],"or":[81],"25%":[83],"metal":[89],"levels":[90],"required.":[91],"In":[92],"practice,":[93],"however,":[94],"such":[95],"fabrication":[96],"advances":[97],"as":[98],"improved":[99],"alignment":[100],"tolerances":[101],"wafer-bonding":[103],"techniques":[104],"are":[105],"needed":[106],"gain":[108],"key":[109],"advantages":[110],"stemming":[111],"from":[112],"3-D":[113],"homogeneous":[116],"gigascale":[117],"integrated":[118],"circuits.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":11}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}