{"id":"https://openalex.org/W2116587035","doi":"https://doi.org/10.1109/92.285745","title":"RSYN: a system for automated synthesis of reliable multilevel circuits","display_name":"RSYN: a system for automated synthesis of reliable multilevel circuits","publication_year":1994,"publication_date":"1994-06-01","ids":{"openalex":"https://openalex.org/W2116587035","doi":"https://doi.org/10.1109/92.285745","mag":"2116587035"},"language":"en","primary_location":{"id":"doi:10.1109/92.285745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.285745","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061664830","display_name":"K. De","orcid":"https://orcid.org/0000-0002-5647-4489"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. De","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225","https://openalex.org/I183874917"]},{"raw_affiliation_string":"Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064216495","display_name":"C. Natarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Natarajan","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225","https://openalex.org/I183874917"]},{"raw_affiliation_string":"Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075213422","display_name":"Deepak Nair","orcid":"https://orcid.org/0009-0003-7082-0354"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Nair","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225","https://openalex.org/I183874917"]},{"raw_affiliation_string":"Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106232660","display_name":"P. Banerjee","orcid":"https://orcid.org/0009-0005-3184-6871"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Banerjee","raw_affiliation_strings":["Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois, Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225","https://openalex.org/I183874917"]},{"raw_affiliation_string":"Center for Reliable and High Performance Comput., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":3.0965,"has_fulltext":false,"cited_by_count":114,"citation_normalized_percentile":{"value":0.91854124,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"2","issue":"2","first_page":"186","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6594396233558655},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5218504667282104},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5106444954872131},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.503842294216156},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5018887519836426},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.49304935336112976},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.47522953152656555},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.46142083406448364},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.45554015040397644},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.45144152641296387},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4342218339443207},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.42247089743614197},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.41814109683036804},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3850255012512207},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35678935050964355},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20364084839820862},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15347370505332947},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.11298355460166931},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0845557451248169}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6594396233558655},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5218504667282104},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5106444954872131},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.503842294216156},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5018887519836426},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.49304935336112976},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.47522953152656555},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.46142083406448364},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.45554015040397644},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.45144152641296387},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4342218339443207},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.42247089743614197},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.41814109683036804},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3850255012512207},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35678935050964355},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20364084839820862},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15347370505332947},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.11298355460166931},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0845557451248169},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/92.285745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/92.285745","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1489870749","https://openalex.org/W1556769603","https://openalex.org/W1592929868","https://openalex.org/W1593401011","https://openalex.org/W1768867300","https://openalex.org/W1937706874","https://openalex.org/W1970377859","https://openalex.org/W1978758733","https://openalex.org/W2008521622","https://openalex.org/W2033757213","https://openalex.org/W2036887642","https://openalex.org/W2047207707","https://openalex.org/W2108254989","https://openalex.org/W2119009318","https://openalex.org/W2121382270","https://openalex.org/W2132718827","https://openalex.org/W2137813026","https://openalex.org/W2150696972","https://openalex.org/W2153912391","https://openalex.org/W2158637268","https://openalex.org/W2160557605","https://openalex.org/W6679869752","https://openalex.org/W6680345754"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W1939541994","https://openalex.org/W573124066","https://openalex.org/W573531811","https://openalex.org/W818963952","https://openalex.org/W2499931839","https://openalex.org/W2110968362","https://openalex.org/W4390345338","https://openalex.org/W2071237164","https://openalex.org/W2066871890"],"abstract_inverted_index":{"Conventional":[0],"logic":[1,13,61,66,102],"synthesis":[2,62,74,103],"systems":[3],"are":[4,69,78,115,220,241,251,274],"targeted":[5],"towards":[6],"reducing":[7],"the":[8,18,26,35,38,44,47,55,72,90,123,129,146,161,174,178,190,194,216,248,255,263],"area":[9,268],"required":[10],"by":[11,17,43],"a":[12,112,141,149,157,165,223,233,285],"block,":[14],"as":[15,41],"measured":[16,42],"literal":[19],"count":[20],"or":[21],"gate":[22,31],"count;":[23],"or,":[24,33],"improving":[25,34],"performance":[27],"in":[28,89,111,117,128,204,276],"terms":[29],"of":[30,37,46,57,140,148,177],"delays;":[32],"testability":[36],"synthesized":[39],"circuit,":[40,191],"irredundancy":[45],"resultant":[48],"circuit.":[49,235],"In":[50,243],"this":[51,118,205,277],"paper,":[52,119],"we":[53],"address":[54],"problem":[56],"developing":[58],"reliability":[59],"driven":[60],"algorithms":[63],"for":[64,92,107,270],"multilevel":[65,101,113,143,162,234],"circuits,":[67,95],"which":[68,121],"integrated":[70,283],"within":[71],"MIS":[73],"system.":[75],"Our":[76],"procedures":[77],"based":[79,211],"on":[80,212,215],"concurrent":[81,108],"error":[82,109],"detection":[83,110],"techniques":[84,99],"that":[85],"have":[86],"been":[87],"proposed":[88,116],"past":[91],"two":[93,166],"level":[94,167],"and":[96,227,254,260],"adapting":[97],"those":[98],"to":[100,159,184],"algorithms.":[104],"Three":[105],"schemes":[106],"circuit":[114,130,144,163,257],"using":[120,222,232,262],"all":[122,244,247],"single":[124,187],"stuck":[125],"at":[126,193],"faults":[127],"can":[131,181],"be":[132,182],"detected":[133],"concurrently.":[134],"The":[135,153,207,218,267,279],"first":[136],"scheme":[137,155,209],"uses":[138],"duplication":[139],"given":[142],"with":[145],"addition":[147],"totally":[150],"self-checking":[151],"comparator.":[152],"second":[154],"proposes":[156],"procedure":[158,200,281],"generate":[160],"from":[164],"representation":[168],"under":[169],"some":[170],"constraint":[171],"such":[172],"that,":[173],"Berger":[175],"code":[176],"output":[179],"vector":[180],"used":[183],"detect":[185],"any":[186],"fault":[188],"inside":[189],"except":[192],"inputs.":[195],"A":[196],"constrained":[197],"technology":[198],"mapping":[199],"is":[201,210,230,258,282],"also":[202],"presented":[203],"paper.":[206,278],"third":[208],"parity":[213,238],"codes":[214],"outputs.":[217],"outputs":[219,240],"partitioned":[221],"novel":[224],"partitioning":[225],"algorithm,":[226],"each":[228],"partition":[229],"implemented":[231],"Some":[236],"additional":[237],"coded":[239],"generated.":[242],"three":[245],"schemes,":[246],"necessary":[249],"checkers":[250],"generated":[252],"automatically":[253],"whole":[256],"placed":[259],"routed":[261],"Timberwolf":[264],"layout":[265],"package.":[266],"overheads":[269],"several":[271],"benchmark":[272],"examples":[273],"reported":[275],"entire":[280],"into":[284],"new":[286],"system":[287],"called":[288],"RSYN.>":[289]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}