{"id":"https://openalex.org/W2047794425","doi":"https://doi.org/10.1109/54.844337","title":"Measuring jitter and phase error in microprocessor phase-locked loops","display_name":"Measuring jitter and phase error in microprocessor phase-locked loops","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2047794425","doi":"https://doi.org/10.1109/54.844337","mag":"2047794425"},"language":"en","primary_location":{"id":"doi:10.1109/54.844337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.844337","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031559823","display_name":"Keith A. Jenkins","orcid":"https://orcid.org/0000-0002-6949-8439","observed_orcids":["https://orcid.org/0000-0002-6949-8439"]},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.A. Jenkins","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109862358","display_name":"J.P. Eckhardt","orcid":null,"observed_orcids":[]},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.P. Eckhardt","raw_affiliation_strings":["IBM Server Group, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Server Group, USA","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.1808,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.86963309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":98},"biblio":{"volume":"17","issue":"2","first_page":"86","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"phase-locked loop","score":1.0},{"id":"https://openalex.org/keywords/jitter","display_name":"jitter","score":0.6190000176429749},{"id":"https://openalex.org/keywords/phase-error","display_name":"phase error","score":0.972000002861023},{"id":"https://openalex.org/keywords/power-supply-noise","display_name":"power supply noise","score":0.859000027179718},{"id":"https://openalex.org/keywords/clock-multiplication","display_name":"clock multiplication","score":0.7350000143051147},{"id":"https://openalex.org/keywords/phase-noise","display_name":"phase noise","score":0.35899999737739563}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9482622146606445},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9099513292312622},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5825139880180359},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5510523915290833},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.546840250492096},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5407474040985107},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5268403887748718},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.491901159286499},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.49063125252723694},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4640924334526062},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45874980092048645},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.44535332918167114},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.42893898487091064},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.41117435693740845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2752172350883484},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23963403701782227},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20925182104110718},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.14514127373695374},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14019247889518738},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/54.844337","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.844337","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[{"id":"https://metadata.un.org/sdg/7","score":0.8299999833106995,"display_name":"Affordable and clean energy"}],"study_designs":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309321","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1515587081","https://openalex.org/W1574985978","https://openalex.org/W1582475493","https://openalex.org/W1584780345","https://openalex.org/W1898493274","https://openalex.org/W2028303693","https://openalex.org/W2135925565","https://openalex.org/W2138890091","https://openalex.org/W2143645323","https://openalex.org/W2151576864","https://openalex.org/W2169263481"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2040807843","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2161776375","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W2107880456","https://openalex.org/W2090213929","https://openalex.org/W2617666058"],"abstract_inverted_index":{"The":[0,39],"use":[1],"of":[2,25,28,55,75],"phase-locked":[3,76],"loops":[4],"(PLLs)":[5],"for":[6],"clock":[7,31,45],"generation":[8],"in":[9,15,79],"modern":[10],"microprocessors":[11],"has":[12],"been":[13],"proliferating":[14],"recent":[16],"years.":[17],"This":[18],"is":[19,59],"because":[20],"PLLs":[21],"have":[22],"the":[23,29,56,73,83,91],"advantages":[24,74],"allowing":[26,34],"multiplication":[27],"reference":[30,44],"frequency":[32],"and":[33],"phase":[35,85],"alignment":[36],"between":[37],"chips.":[38],"PLL":[40],"locks":[41],"to":[42],"a":[43,53,80],"but":[46],"can":[47,70],"generate":[48],"output":[49],"clocks":[50],"that":[51,61],"are":[52],"multiple":[54],"reference.":[57],"It":[58],"argued":[60],"excessive":[62],"\"jitter\",":[63],"caused":[64],"primarily":[65],"by":[66],"power":[67],"supply":[68],"noise,":[69],"detract":[71],"from":[72],"loops.":[77],"Moreover,":[78],"multichip":[81],"system,":[82],"accumulated":[84],"error":[86],"must":[87],"be":[88],"measured-not":[89],"just":[90],"jitter.":[92]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-10-04T09:36:47.201465","created_date":"2025-10-10T00:00:00"}