{"id":"https://openalex.org/W2024353582","doi":"https://doi.org/10.1109/54.632878","title":"Core design and system-on-a-chip integration","display_name":"Core design and system-on-a-chip integration","publication_year":1997,"publication_date":"1997-01-01","ids":{"openalex":"https://openalex.org/W2024353582","doi":"https://doi.org/10.1109/54.632878","mag":"2024353582"},"language":"en","primary_location":{"id":"doi:10.1109/54.632878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.632878","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109858716","display_name":"A.M. Rincon","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.M. Rincon","raw_affiliation_strings":["IBM Microelectronics Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Company","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014243872","display_name":"G. Cherichetti","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Cherichetti","raw_affiliation_strings":["IBM Microelectronics Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Company","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060731135","display_name":"J.A. Monzel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.A. Monzel","raw_affiliation_strings":["IBM Microelectronics Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Company","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033352663","display_name":"D. Stauffer","orcid":"https://orcid.org/0000-0002-3812-6464"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.R. Stauffer","raw_affiliation_strings":["IBM Microelectronics Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Company","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041911447","display_name":"M. Trick","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.T. Trick","raw_affiliation_strings":["IBM Microelectronics Company"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Microelectronics Company","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6971,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.74656336,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"14","issue":"4","first_page":"26","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.9063419699668884},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7910828590393066},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.7452102899551392},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6170386075973511},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6138817071914673},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5922988653182983},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.591225266456604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5632765889167786},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5169193744659424},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.45959410071372986},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4495750665664673},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.42390280961990356},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3626047968864441},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1775486171245575},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.12834110856056213},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11409205198287964},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.10842204093933105},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07520219683647156}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.9063419699668884},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7910828590393066},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.7452102899551392},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6170386075973511},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6138817071914673},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5922988653182983},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.591225266456604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5632765889167786},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5169193744659424},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.45959410071372986},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4495750665664673},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.42390280961990356},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3626047968864441},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1775486171245575},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.12834110856056213},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11409205198287964},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.10842204093933105},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07520219683647156},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/54.632878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/54.632878","pdf_url":null,"source":{"id":"https://openalex.org/S73404582","display_name":"IEEE Design & Test of Computers","issn_l":"0740-7475","issn":["0740-7475","1558-1918"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Design & Test of Computers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2100191380","https://openalex.org/W2124826473","https://openalex.org/W1716741439","https://openalex.org/W2024353582","https://openalex.org/W1016356852","https://openalex.org/W2111250994","https://openalex.org/W2094385921","https://openalex.org/W1970558519","https://openalex.org/W2141710608","https://openalex.org/W3136486089"],"abstract_inverted_index":{"IBM's":[0],"experience":[1],"with":[2],"core-based":[3],"designs":[4,34],"provides":[5],"insight":[6],"into":[7],"methodology,":[8],"SOC":[9,33],"design":[10,13,17],"styles,":[11],"core":[12,30],"trade-offs,":[14],"and":[15,31],"ASIC":[16],"processes.":[18],"The":[19],"authors":[20],"describe":[21],"a":[22],"prototype":[23],"cosimulation":[24],"system":[25],"developed":[26],"for":[27],"the":[28],"PowerPC":[29],"present":[32],"to":[35],"illustrate":[36],"their":[37],"methods.":[38]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}