{"id":"https://openalex.org/W2054654636","doi":"https://doi.org/10.1109/40.683106","title":"Designing for a gigahertz [guTS integer processor]","display_name":"Designing for a gigahertz [guTS integer processor]","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2054654636","doi":"https://doi.org/10.1109/40.683106","mag":"2054654636"},"language":"en","primary_location":{"id":"doi:10.1109/40.683106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.683106","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062909392","display_name":"H. Peter Hofstee","orcid":"https://orcid.org/0000-0001-9649-7338"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H.P. Hofstee","raw_affiliation_strings":["Res. Lab., IBM Corp., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Res. Lab., IBM Corp., Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109574364","display_name":"Sang Dhong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sang H. Dhong","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011177508","display_name":"David J. Meltzer","orcid":"https://orcid.org/0000-0001-8084-9802"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Meltzer","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002966533","display_name":"Kevin Nowka","orcid":"https://orcid.org/0000-0002-5130-8318"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.J. Nowka","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036093986","display_name":"J. A. Silberman","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.A. Silberman","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069905900","display_name":"J.I. Burns","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.I. Burns","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078565660","display_name":"S. Posluszny","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.D. Posluszny","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102018355","display_name":"Osamu Takahashi","orcid":"https://orcid.org/0000-0002-5321-1747"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"O. Takahashi","raw_affiliation_strings":["Austin Research Laboratory, IBM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin Research Laboratory, IBM, USA","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.9781,"has_fulltext":false,"cited_by_count":55,"citation_normalized_percentile":{"value":0.9776558,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"18","issue":"3","first_page":"66","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8254706263542175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7926326394081116},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.7320805788040161},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.6567272543907166},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6397799849510193},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5486983060836792},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5427066087722778},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5263125896453857},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4809955060482025},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44913023710250854},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4394642412662506},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.43845057487487793},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41637343168258667},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2861754894256592},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21508032083511353},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.19416731595993042},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17549005150794983},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11632335186004639}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8254706263542175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7926326394081116},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.7320805788040161},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.6567272543907166},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6397799849510193},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5486983060836792},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5427066087722778},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5263125896453857},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4809955060482025},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44913023710250854},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4394642412662506},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.43845057487487793},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41637343168258667},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2861754894256592},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21508032083511353},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.19416731595993042},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17549005150794983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11632335186004639},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/40.683106","is_oa":false,"landing_page_url":"https://doi.org/10.1109/40.683106","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1915674790","https://openalex.org/W1962139041","https://openalex.org/W2012336463","https://openalex.org/W2058276166","https://openalex.org/W2111250994","https://openalex.org/W2113498927","https://openalex.org/W2127876484","https://openalex.org/W2140717834","https://openalex.org/W2144052076","https://openalex.org/W2147510740","https://openalex.org/W4256422896","https://openalex.org/W6640941088"],"related_works":["https://openalex.org/W4248794057","https://openalex.org/W1995817803","https://openalex.org/W2055341571","https://openalex.org/W3217472777","https://openalex.org/W1541288632","https://openalex.org/W4246682059","https://openalex.org/W1589692760","https://openalex.org/W3145265989","https://openalex.org/W1981408476","https://openalex.org/W2054654636"],"abstract_inverted_index":{"At":[0],"the":[1,10,30,45,66,105,109,157,163,173],"IEEE":[2],"International":[3],"Solid":[4],"State":[5],"Circuits":[6],"Conference":[7],"this":[8,70,191],"February,":[9],"IBM":[11],"Austin":[12],"Research":[13],"Laboratory":[14],"presented":[15],"an":[16],"experimental":[17],"64-bit":[18],"integer":[19,106],"processor":[20,90],"called":[21],"guTS":[22,31,89],"(gigahertz":[23],"unit":[24],"Test":[25],"Site).":[26],"The":[27,88],"goal":[28],"of":[29,47,69,108,118,120,150,175],"project":[32,71],"was":[33,83],"to":[34,170],"demonstrate":[35],"that":[36,82,161],"circuit":[37],"techniques,":[38],"and":[39,60,114,129,138,179],"circuit-centric":[40,158],"design,":[41],"could":[42],"significantly":[43],"increase":[44],"performance":[46,54],"microprocessors,":[48],"thus":[49],"providing":[50],"headroom":[51],"for":[52],"future":[53],"growth":[55],"beyond":[56],"contributions":[57,68],"from":[58,72,104],"microarchitecture":[59],"CMOS":[61,75,187],"technology.":[62],"To":[63],"clearly":[64],"distinguish":[65],"design":[67,159],"innovations":[73],"in":[74,84,86,116,123,141,148,186],"technology":[76,81,188],"we":[77],"chose":[78],"a":[79,92,151],"fabrication":[80],"production":[85],"1997.":[87],"is":[91],"full-custom,":[93],"nearly":[94],"100%":[95],"dynamic":[96],"design.":[97,181],"Its":[98],"single-issue":[99],"core":[100,146],"implements":[101],"96":[102],"instructions":[103,121,131],"subset":[107],"PowerPC":[110],"instruction":[111],"set":[112],"architecture,":[113],"covers":[115],"excess":[117,149],"90%":[119],"executed":[122],"typical":[124],"code.":[125],"Address":[126],"translation,":[127],"floating-point,":[128],"I/O-related":[130],"are":[132],"omitted.":[133],"All":[134],"instructions,":[135],"including":[136],"loads":[137],"stores,":[139],"execute":[140],"one":[142],"cycle.":[143],"We":[144,153,182],"measured":[145],"speeds":[147],"gigahertz.":[152],"focus":[154],"here":[155],"on":[156],"approach":[160,167],"enabled":[162],"gigahertz":[164],"result.":[165],"This":[166],"requires":[168],"designers":[169],"operate":[171],"across":[172],"boundaries":[174],"microarchitecture,":[176],"logic,":[177],"circuit,":[178],"physical":[180],"explain":[183],"why":[184],"developments":[185],"increasingly":[189],"favor":[190],"approach.":[192]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}