{"id":"https://openalex.org/W2133008809","doi":"https://doi.org/10.1109/4.962280","title":"The first MAJC microprocessor: a dual CPU system-on-a-chip","display_name":"The first MAJC microprocessor: a dual CPU system-on-a-chip","publication_year":2001,"publication_date":"2001-01-01","ids":{"openalex":"https://openalex.org/W2133008809","doi":"https://doi.org/10.1109/4.962280","mag":"2133008809"},"language":"en","primary_location":{"id":"doi:10.1109/4.962280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.962280","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046339636","display_name":"A. Kowalczyk","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A. Kowalczyk","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048579433","display_name":"V. Adler","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Adler","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066552989","display_name":"C. Amir","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Amir","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034422467","display_name":"F. Chiu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Chiu","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004308892","display_name":"Choon Ping Chng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Choon Ping Chng","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013730492","display_name":"Walter Lange","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W.J. De Lange","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110234042","display_name":"Yuefei Ge","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yuefei Ge","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044673629","display_name":"Subhendra Ghosh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Ghosh","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074693443","display_name":"Tan Hoang","orcid":"https://orcid.org/0009-0008-4033-8862"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tan Canh Hoang","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061116068","display_name":"Baoqing Huang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Baoqing Huang","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063096266","display_name":"Shashi Kant","orcid":"https://orcid.org/0000-0002-5334-4734"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Kant","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111936780","display_name":"Y.S. Kao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Y.S. Kao","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060729877","display_name":"Cong Khieu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cong Khieu","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111465264","display_name":"Suresh Kumar","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Kumar","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055420312","display_name":"Lan Lee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lan Lee","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001586587","display_name":"A. Liebermensch","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Liebermensch","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101552808","display_name":"Xin Liu","orcid":"https://orcid.org/0000-0001-5305-9194"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xin Liu","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072945946","display_name":"N.G. Malur","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N.G. Malur","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039393126","display_name":"Ambrozy Martin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.A. Martin","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111465265","display_name":"Hiep Ngo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"H. Ngo","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112530857","display_name":"Sung-Hun Oh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sung-Hun Oh","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033255902","display_name":"I. Orginos","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"I. Orginos","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042327652","display_name":"L. Shih","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Shih","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050538035","display_name":"Balmiki Sur","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Sur","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052459623","display_name":"M. Tremblay","orcid":"https://orcid.org/0000-0003-2176-5902"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Tremblay","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045016599","display_name":"A. Tzeng","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Tzeng","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113678344","display_name":"Danny Vo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Vo","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028232182","display_name":"S. Zambere","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Zambere","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5050894400","display_name":"Jin Zong","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jin Zong","raw_affiliation_strings":["Sun Microsystems, Inc., Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Inc., Palo Alto, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":29,"corresponding_author_ids":["https://openalex.org/A5046339636"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9458,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.86926349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"36","issue":"11","first_page":"1609","last_page":"1616"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6189786195755005},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5703179836273193},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5584179759025574},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.5578780174255371},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5550327301025391},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5019276142120361},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4554273188114166},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.43233582377433777},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.42525020241737366},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11623668670654297}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6189786195755005},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5703179836273193},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5584179759025574},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.5578780174255371},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5550327301025391},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5019276142120361},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4554273188114166},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.43233582377433777},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.42525020241737366},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11623668670654297},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.962280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.962280","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[{"id":"https://openalex.org/F4320311294","display_name":"Santa Clara University","ror":"https://ror.org/03ypqe447"},{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1593379043","https://openalex.org/W1986907977","https://openalex.org/W2042008201","https://openalex.org/W2149778532"],"related_works":["https://openalex.org/W1897551170","https://openalex.org/W2000139719","https://openalex.org/W4237406352","https://openalex.org/W2171145238","https://openalex.org/W2164795702","https://openalex.org/W1534779213","https://openalex.org/W2051693290","https://openalex.org/W2211133912","https://openalex.org/W2018755015","https://openalex.org/W56745820"],"abstract_inverted_index":{"The":[0,24,41],"first":[1],"implementation":[2],"of":[3,53],"MAJC":[4],"architecture":[5],"achieves":[6],"high":[7],"performance":[8],"by":[9],"using":[10,75],"very":[11],"long":[12],"instruction":[13,17],"word":[14],"(VLIW),":[15],"single":[16],"multiple":[18],"data":[19],"(SIMD),":[20],"and":[21,37,60],"chip":[22,25],"multiprocessing.":[23],"integrates":[26],"two":[27,32],"processors,":[28],"a":[29,38,45,69],"memory":[30],"controller,":[31],"high-speed":[33],"parallel":[34],"I/O":[35],"interfaces,":[36],"PCI":[39],"controller.":[40],"chip,":[42],"fabricated":[43],"in":[44,68],"0.22-/spl":[46],"mu/m":[47],"CMOS":[48],"process":[49],"with":[50],"six":[51],"layers":[52],"copper":[54],"interconnect,":[55],"contains":[56],"13":[57],"million":[58],"transistors":[59],"operates":[61],"at":[62],"500":[63],"MHz.":[64],"It":[65],"is":[66],"packaged":[67],"624-pin":[70],"ceramic":[71],"column":[72],"grid":[73],"array":[74],"flip-chip":[76],"assembly":[77],"technology.":[78]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}