{"id":"https://openalex.org/W2136920563","doi":"https://doi.org/10.1109/4.799868","title":"A 1.6-GByte/s DRAM with flexible mapping redundancy technique and additional refresh scheme","display_name":"A 1.6-GByte/s DRAM with flexible mapping redundancy technique and additional refresh scheme","publication_year":1999,"publication_date":"1999-01-01","ids":{"openalex":"https://openalex.org/W2136920563","doi":"https://doi.org/10.1109/4.799868","mag":"2136920563"},"language":"en","primary_location":{"id":"doi:10.1109/4.799868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.799868","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084613120","display_name":"S. Takase","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Takase","raw_affiliation_strings":["Microelectronics Engineering Laboratory, Toshiba Corporation, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Laboratory, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110451530","display_name":"N. Kushiyama","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Kushiyama","raw_affiliation_strings":["Microelectronics Engineering Laboratory, Toshiba Corporation, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Engineering Laboratory, Toshiba Corporation, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":4.7002,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.94993103,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"34","issue":"11","first_page":"1600","last_page":"1606"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9172478914260864},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8520247936248779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6258517503738403},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4453752338886261},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.4429543912410736},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44262614846229553},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44011038541793823},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42865025997161865},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08668836951255798},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.07414671778678894},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06894713640213013}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9172478914260864},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8520247936248779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6258517503738403},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4453752338886261},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.4429543912410736},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44262614846229553},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44011038541793823},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42865025997161865},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08668836951255798},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.07414671778678894},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06894713640213013},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.799868","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.799868","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.550000011920929,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2090813909","https://openalex.org/W2112584451","https://openalex.org/W2140035878"],"related_works":["https://openalex.org/W2074922484","https://openalex.org/W2063061014","https://openalex.org/W2130607063","https://openalex.org/W1977129253","https://openalex.org/W1983178358","https://openalex.org/W1580474714","https://openalex.org/W2967817043","https://openalex.org/W2136920563","https://openalex.org/W2765914655","https://openalex.org/W2164693079"],"abstract_inverted_index":{"We":[0],"implemented":[1],"72-Mb":[2],"direct":[3],"Rambus":[4],"DRAM":[5,43],"with":[6,37],"new":[7],"memory":[8],"architecture":[9],"suitable":[10],"for":[11],"multibank.":[12],"There":[13],"are":[14],"two":[15],"novel":[16],"schemes:":[17],"flexible":[18],"mapping":[19],"redundancy":[20,33,89],"(FMR)":[21],"technique":[22],"and":[23],"additional":[24,67],"refresh":[25,68],"scheme.":[26],"This":[27,62],"paper":[28,63],"shows":[29],"that":[30,66,85],"multibank":[31],"reduces":[32,57,70],"area":[34,47,59,77],"efficiency.":[35],"But":[36],"the":[38,45,87],"FMR":[39,56],"technique,":[40],"this":[41],"16-bank":[42],"realizes":[44],"same":[46],"efficiency":[48,78],"as":[49],"a":[50],"single-bank":[51],"DRAM.":[52],"In":[53],"other":[54],"words,":[55],"chip":[58],"by":[60],"13%.":[61],"also":[64],"describes":[65],"scheme":[69],"data":[71],"retention":[72],"power":[73],"to":[74],"1/4.":[75],"Its":[76],"is":[79],"about":[80],"four":[81],"times":[82],"better":[83],"than":[84],"of":[86],"conventional":[88],"approach.":[90]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}