{"id":"https://openalex.org/W2109331676","doi":"https://doi.org/10.1109/4.726569","title":"A process-independent, 800-MB/s, DRAM byte-wide interface featuring command interleaving and concurrent memory operation","display_name":"A process-independent, 800-MB/s, DRAM byte-wide interface featuring command interleaving and concurrent memory operation","publication_year":1998,"publication_date":"1998-01-01","ids":{"openalex":"https://openalex.org/W2109331676","doi":"https://doi.org/10.1109/4.726569","mag":"2109331676"},"language":"en","primary_location":{"id":"doi:10.1109/4.726569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.726569","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090868409","display_name":"M. Griffin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.M. Griffin","raw_affiliation_strings":["Rambus, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043531506","display_name":"Jared Zerbe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Zerbe","raw_affiliation_strings":["Rambus, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033809356","display_name":"G. Tsang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Tsang","raw_affiliation_strings":["Rambus, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059559750","display_name":"Michael Ching","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Ching","raw_affiliation_strings":["Rambus, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111920876","display_name":"C.L. Portmann","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095722","display_name":"Rambus (United States)","ror":"https://ror.org/00pn5a327","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095722"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.L. Portmann","raw_affiliation_strings":["Rambus, Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Rambus, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210095722"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090868409"],"corresponding_institution_ids":["https://openalex.org/I4210095722"],"apc_list":null,"apc_paid":null,"fwci":3.137,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.91194935,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":"11","first_page":"1741","last_page":"1751"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7134711742401123},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5918967127799988},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5857136249542236},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.522648811340332},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.505132257938385},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.5034272074699402},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4785471558570862},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4628436267375946},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.45412012934684753},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.43036967515945435},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17517772316932678}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7134711742401123},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5918967127799988},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5857136249542236},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.522648811340332},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.505132257938385},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.5034272074699402},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4785471558570862},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4628436267375946},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.45412012934684753},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.43036967515945435},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17517772316932678},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.726569","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.726569","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1980746862","https://openalex.org/W2009275112","https://openalex.org/W2024060531","https://openalex.org/W2090523408","https://openalex.org/W2104905169","https://openalex.org/W2115653324","https://openalex.org/W2161455936","https://openalex.org/W2172683575","https://openalex.org/W4238276363"],"related_works":["https://openalex.org/W1655266410","https://openalex.org/W2121182846","https://openalex.org/W2389051085","https://openalex.org/W2094329012","https://openalex.org/W1971792283","https://openalex.org/W1971506786","https://openalex.org/W2009550219","https://openalex.org/W2127643145","https://openalex.org/W2147743511","https://openalex.org/W4243556352"],"abstract_inverted_index":{"An":[0],"800-MB/s/pin":[1],"byte-wide":[2],"interface":[3],"DRAM":[4,26],"is":[5,32,54,71,81],"described":[6,33],"that":[7,38,58,74],"meets":[8],"the":[9,65],"bandwidth":[10],"requirements":[11],"for":[12,36,46,85],"modern":[13],"microprocessor":[14],"systems.":[15],"Clock":[16],"recovery":[17],"and":[18,62,101,104],"I/O":[19,44],"circuitry":[20,31,45],"perform":[21],"to":[22,41],"specification":[23],"across":[24],"multiple":[25],"manufacturers'":[27],"processes.":[28],"The":[29],"clock-recovery":[30],"in":[34,50,67],"depth":[35],"areas":[37],"are":[39,90,95],"sensitive":[40],"power-supply":[42],"noise.":[43],"preserving":[47],"signal":[48],"integrity":[49],"high-speed":[51],"bussed":[52],"systems":[53],"described.":[55],"Design":[56],"methodology":[57],"enables":[59,75],"rapid":[60],"simulation":[61],"verification":[63],"of":[64],"design":[66],"each":[68],"fabrication":[69],"process":[70],"discussed.":[72,91],"Logic":[73],"interleaved":[76],"transactions":[77],"with":[78],"concurrent":[79],"operation":[80],"detailed.":[82],"Computer-aided-design":[83],"tools":[84],"large":[86],"aspect":[87],"merged":[88],"logic/memory":[89],"Last,":[92],"measured":[93],"results":[94],"summarized":[96],"showing":[97],"clock":[98],"jitter,":[99],"setup":[100],"hold":[102],"timing,":[103],"period":[105],"versus":[106],"V/sub":[107],"dd/":[108],"operation.":[109]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}