{"id":"https://openalex.org/W2112841617","doi":"https://doi.org/10.1109/4.668985","title":"Issue logic for a 600-MHz out-of-order execution microprocessor","display_name":"Issue logic for a 600-MHz out-of-order execution microprocessor","publication_year":1998,"publication_date":"1998-05-01","ids":{"openalex":"https://openalex.org/W2112841617","doi":"https://doi.org/10.1109/4.668985","mag":"2112841617"},"language":"en","primary_location":{"id":"doi:10.1109/4.668985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.668985","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103133746","display_name":"J. Farrell","orcid":"https://orcid.org/0000-0002-7933-2491"},"institutions":[{"id":"https://openalex.org/I4210122731","display_name":"Digital Wave (United States)","ror":"https://ror.org/02t3fqk56","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122731"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J.A. Farrell","raw_affiliation_strings":["Digital Equipment Corporation, Hudson, MA, USA","Digital Equipment Corp., Hudson, MA, USA"],"affiliations":[{"raw_affiliation_string":"Digital Equipment Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I4210122731"]},{"raw_affiliation_string":"Digital Equipment Corp., Hudson, MA, USA","institution_ids":["https://openalex.org/I4210122731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074780192","display_name":"T.C. Fischer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122731","display_name":"Digital Wave (United States)","ror":"https://ror.org/02t3fqk56","country_code":"US","type":"company","lineage":["https://openalex.org/I4210122731"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T.C. Fischer","raw_affiliation_strings":["Digital Equipment Corporation, Hudson, MA, USA","[Digital Equipment Corporation, Hudson, MA, USA]"],"affiliations":[{"raw_affiliation_string":"Digital Equipment Corporation, Hudson, MA, USA","institution_ids":["https://openalex.org/I4210122731"]},{"raw_affiliation_string":"[Digital Equipment Corporation, Hudson, MA, USA]","institution_ids":["https://openalex.org/I4210122731"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103133746"],"corresponding_institution_ids":["https://openalex.org/I4210122731"],"apc_list":null,"apc_paid":null,"fwci":7.8426,"has_fulltext":false,"cited_by_count":86,"citation_normalized_percentile":{"value":0.978064,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"33","issue":"5","first_page":"707","last_page":"712"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6558092832565308},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6408722400665283},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.6052277088165283},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.5510209798812866},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.5369932651519775},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5080788135528564},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.482269823551178},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.42878806591033936},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36370494961738586},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3573596477508545},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3490036725997925},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.345769464969635},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.31050634384155273},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.26044052839279175},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14710396528244019}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6558092832565308},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6408722400665283},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.6052277088165283},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.5510209798812866},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.5369932651519775},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5080788135528564},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.482269823551178},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.42878806591033936},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36370494961738586},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3573596477508545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3490036725997925},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.345769464969635},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.31050634384155273},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.26044052839279175},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14710396528244019}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.668985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.668985","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1483149398","https://openalex.org/W1515587081","https://openalex.org/W1573498813","https://openalex.org/W6634174068"],"related_works":["https://openalex.org/W1894566516","https://openalex.org/W2139625229","https://openalex.org/W2991771859","https://openalex.org/W2534190481","https://openalex.org/W2155174752","https://openalex.org/W2127151832","https://openalex.org/W1634085391","https://openalex.org/W2118487491","https://openalex.org/W2993752723","https://openalex.org/W2594780754"],"abstract_inverted_index":{"The":[0,25,51],"logic":[1,27,53],"and":[2,15,28],"circuits":[3,30],"are":[4,35],"presented":[5],"for":[6],"a":[7,22,40,66],"20-entry":[8],"instruction":[9],"queue":[10],"which":[11],"scoreboards":[12],"80":[13],"registers":[14],"issues":[16],"four":[17],"instructions":[18],"per":[19],"cycle":[20],"in":[21,37,48,58,65],"600-MHz":[23],"microprocessor.":[24],"request":[26],"arbiter":[29],"that":[31,44],"control":[32],"integer":[33],"execution":[34],"described":[36],"addition":[38],"to":[39],"novel":[41],"compaction":[42],"scheme":[43],"maintains":[45],"temporal":[46],"order":[47],"the":[49],"queue.":[50],"issue":[52],"data":[54],"path":[55],"is":[56],"implemented":[57],"141000":[59],"transistors,":[60],"occupying":[61],"10":[62],"mm/sup":[63],"2/":[64],"0.35-/spl":[67],"mu/m":[68],"CMOS":[69],"process.":[70]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}