{"id":"https://openalex.org/W2062423735","doi":"https://doi.org/10.1109/4.62128","title":"A 4-Mb CMOS SRAM with a PMOS thin-film-transistor load cell","display_name":"A 4-Mb CMOS SRAM with a PMOS thin-film-transistor load cell","publication_year":1990,"publication_date":"1990-01-01","ids":{"openalex":"https://openalex.org/W2062423735","doi":"https://doi.org/10.1109/4.62128","mag":"2062423735"},"language":"en","primary_location":{"id":"doi:10.1109/4.62128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.62128","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089840233","display_name":"T. Ootani","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"T. Ootani","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022428572","display_name":"Shigeyuki Hayakawa","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Hayakawa","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064540099","display_name":"M. Kakumu","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP","US"],"is_corresponding":false,"raw_author_name":"M. Kakumu","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","Silicon Process Laboratory, Circuit Technology Research and Development, Hewlett Packard Company, Palo Alto, CA, USA"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Silicon Process Laboratory, Circuit Technology Research and Development, Hewlett Packard Company, Palo Alto, CA, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039932602","display_name":"A. Aona","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Aona","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108076531","display_name":"M. Kinugawa","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kinugawa","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105761845","display_name":"Hiroaki Takeuchi","orcid":"https://orcid.org/0000-0002-4878-9296"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Takeuchi","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113575430","display_name":"K. Noguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Noguchi","raw_affiliation_strings":["Toshiba Microelectronics Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Toshiba Microelectronics Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054331498","display_name":"Tomoaki Yabe","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Yabe","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109288187","display_name":"K. Sato","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Sato","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019897145","display_name":"K. Maeguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Maeguchi","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704300","display_name":"K. Ochii","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Ochii","raw_affiliation_strings":["Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Device Engineering Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5089840233"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":3.0775,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.9064721,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"25","issue":"5","first_page":"1082","last_page":"1092"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.9330931901931763},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7338452339172363},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6566066741943359},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6296996474266052},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6040823459625244},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.4728674590587616},{"id":"https://openalex.org/keywords/thin-film-transistor","display_name":"Thin-film transistor","score":0.4354342222213745},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4280655086040497},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.421112596988678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38010889291763306},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.37564048171043396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26201820373535156},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19341832399368286},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.11110180616378784},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.07679596543312073}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.9330931901931763},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7338452339172363},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6566066741943359},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6296996474266052},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6040823459625244},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4728674590587616},{"id":"https://openalex.org/C87359718","wikidata":"https://www.wikidata.org/wiki/Q1271916","display_name":"Thin-film transistor","level":3,"score":0.4354342222213745},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4280655086040497},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.421112596988678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38010889291763306},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.37564048171043396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26201820373535156},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19341832399368286},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.11110180616378784},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.07679596543312073},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.62128","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.62128","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322638","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1974830850","https://openalex.org/W1981123656","https://openalex.org/W2015938096","https://openalex.org/W2057563481","https://openalex.org/W2059678341","https://openalex.org/W2103080810","https://openalex.org/W2146717376","https://openalex.org/W2431846681","https://openalex.org/W2536784532","https://openalex.org/W2542951018","https://openalex.org/W2918128606","https://openalex.org/W6645497848","https://openalex.org/W6681586747","https://openalex.org/W6760256443"],"related_works":["https://openalex.org/W2031972468","https://openalex.org/W4388836178","https://openalex.org/W1510452813","https://openalex.org/W1835913819","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W2159817233"],"abstract_inverted_index":{"A":[0,80],"4-Mb":[1],"(512":[2],"K":[3],"words":[4],"by":[5,35],"8-b)":[6],"CMOS":[7,123],"static":[8],"RAM":[9,21,109,127],"(SRAM)":[10],"with":[11,50,120,135],"a":[12,24,30,41,59,70,92,98,103,113,130],"PMOS":[13,38],"thin-film":[14],"transistor":[15,66],"(TFT)":[16],"has":[17],"been":[18],"developed.":[19],"The":[20,108,126],"can":[22,86],"obtain":[23],"much":[25],"larger":[26],"data-retention":[27],"margin":[28],"than":[29],"conventional":[31],"high-resistive":[32],"load-type":[33],"well":[34],"using":[36,112],"the":[37,88],"TFT":[39],"as":[40],"memory":[42],"cell":[43],"load.":[44],"An":[45],"internal":[46],"voltage":[47,134],"down-converter":[48],"architecture":[49],"an":[51],"external":[52],"supply":[53,133],"voltage-level":[54],"sensor":[55],"not":[56],"only":[57],"realizes":[58],"highly":[60],"reliable":[61],"0.5-":[62],"mu":[63,115],"m":[64],"MOS":[65],"operation":[67,145],"but":[68],"also":[69],"sufficiently":[71],"low":[72],"standby-power":[73],"dissipation":[74],"characteristic":[75],"for":[76,91],"data":[77],"battery-backup":[78],"application.":[79],"self-aligned":[81],"equalized":[82],"level":[83],"sensing":[84,89,105],"scheme":[85],"minimize":[87],"delay":[90],"local":[93],"sense":[94],"amplifier":[95],"to":[96],"drive":[97],"large":[99],"load":[100],"capacitance":[101],"of":[102],"global":[104],"bus":[106],"line.":[107],"is":[110],"fabricated":[111],"0.5":[114],"m,":[116],"triple-poly,":[117],"and":[118,141,143,149],"double-aluminum":[119],"dual":[121],"gate-oxide-thickness":[122],"process":[124],"technology.":[125],"operates":[128],"under":[129],"single":[131],"5-V":[132],"23-ns":[136],"typical":[137],"address":[138],"access":[139],"time":[140],"20-":[142],"70-mA":[144],"current":[146],"at":[147],"10":[148],"40":[150],"MHz,":[151],"respectively.<":[152],"<ETX":[153],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[154],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[155]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}