{"id":"https://openalex.org/W2161104767","doi":"https://doi.org/10.1109/4.482194","title":"An 800-MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 \u03bcm CMOS","display_name":"An 800-MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 \u03bcm CMOS","publication_year":1995,"publication_date":"1995-12-01","ids":{"openalex":"https://openalex.org/W2161104767","doi":"https://doi.org/10.1109/4.482194","mag":"2161104767"},"language":"en","primary_location":{"id":"doi:10.1109/4.482194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.482194","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040688881","display_name":"Loke Kun Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Loke Kun Tan","raw_affiliation_strings":["Broadcom Corp., Irvine, CA, USA","Broadcom Corporation, Irvine, CA, USA"],"affiliations":[{"raw_affiliation_string":"Broadcom Corp., Irvine, CA, USA","institution_ids":["https://openalex.org/I4210127325"]},{"raw_affiliation_string":"Broadcom Corporation, Irvine, CA, USA","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102782686","display_name":"E.W. Roth","orcid":"https://orcid.org/0009-0005-6326-5887"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.W. Roth","raw_affiliation_strings":["Integrated Circuits and Systems Laboratory, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits and Systems Laboratory, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083186094","display_name":"G. Yee","orcid":null},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.E. Yee","raw_affiliation_strings":["Integrated Circuits and Systems Laboratory, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits and Systems Laboratory, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023877407","display_name":"H. Samueli","orcid":"https://orcid.org/0000-0003-3175-3913"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Samueli","raw_affiliation_strings":["Integrated Circuits and Systems Laboratory, University of California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits and Systems Laboratory, University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040688881"],"corresponding_institution_ids":["https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":2.0842,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.87704671,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"30","issue":"12","first_page":"1463","last_page":"1473"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6477529406547546},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6225352883338928},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6005430221557617},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5857605934143066},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.554617702960968},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5401912927627563},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5058252811431885},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5011467933654785},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4456864595413208},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4398317039012909},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3920806348323822},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36062780022621155},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.32818493247032166},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.2890114188194275},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.26700425148010254},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21654900908470154}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6477529406547546},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6225352883338928},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6005430221557617},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5857605934143066},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.554617702960968},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5401912927627563},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5058252811431885},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5011467933654785},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4456864595413208},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4398317039012909},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3920806348323822},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36062780022621155},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.32818493247032166},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.2890114188194275},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.26700425148010254},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21654900908470154}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.482194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.482194","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1595548007","https://openalex.org/W2040810246","https://openalex.org/W2058244118","https://openalex.org/W2136554915","https://openalex.org/W2138134203","https://openalex.org/W2139763086","https://openalex.org/W2155290020","https://openalex.org/W2160968599","https://openalex.org/W2171602081","https://openalex.org/W4242421709"],"related_works":["https://openalex.org/W1514533139","https://openalex.org/W2142487706","https://openalex.org/W2587294843","https://openalex.org/W2384337837","https://openalex.org/W2289923762","https://openalex.org/W2363445045","https://openalex.org/W2162755111","https://openalex.org/W2726574155","https://openalex.org/W2100148676","https://openalex.org/W2034113988"],"abstract_inverted_index":{"An":[0],"800":[1,135],"MHz":[2,136],"quadrature":[3],"direct":[4],"digital":[5],"frequency":[6,29,56],"synthesizer":[7],"(QDDFS4)":[8],"chip":[9,13,51,85,113],"is":[10,31,52,131],"presented.":[11],"The":[12,28,50,103],"synthesizes":[14],"12":[15],"b":[16],"sine":[17],"and":[18,42,57,137],"cosine":[19],"waveforms":[20],"with":[21,34,69,89,94,120],"a":[22,35,43,115,121],"spectral":[23],"purity":[24],"of":[25,39,46,55,117,124],"-84.3":[26],"dBc,":[27],"resolution":[30],"0.188":[32],"Hz":[33],"corresponding":[36],"switching":[37],"speed":[38,72],"5":[40,138],"ns":[41],"tuning":[44],"latency":[45],"47":[47],"clock":[48,80],"cycles.":[49],"also":[53],"capable":[54],"phase":[58],"modulation.":[59],"ECL-compatible":[60],"output":[61],"drivers":[62],"are":[63],"provided":[64],"to":[65,86],"facilitate":[66],"I/O":[67],"compatibility":[68],"other":[70],"high":[71,75],"devices.":[73],"A":[74],"gain":[76],"amplifier":[77],"at":[78,134],"the":[79,83],"input":[81],"enables":[82],"QDDFS4":[84],"be":[87],"clocked":[88],"ac-coupled":[90],"RF":[91],"signal":[92],"sources":[93],"peak-to-peak":[95],"voltage":[96],"swings":[97],"as":[98,100],"small":[99],"0.5":[101],"V.":[102,139],"0.8":[104],"/spl":[105],"mu/m":[106],"triple":[107],"level":[108],"metal":[109],"N":[110],"well":[111],"CMOS":[112],"has":[114],"complexity":[116],"94000":[118],"transistors":[119],"core":[122],"area":[123],"5.9/spl":[125],"times/6.7":[126],"mm/sup":[127],"2/.":[128],"Power":[129],"dissipation":[130],"3":[132],"W":[133]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}