{"id":"https://openalex.org/W2073938583","doi":"https://doi.org/10.1109/4.34097","title":"Application of a 3000-gate GaAs array in the development of a gigahertz digital test system","display_name":"Application of a 3000-gate GaAs array in the development of a gigahertz digital test system","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2073938583","doi":"https://doi.org/10.1109/4.34097","mag":"2073938583"},"language":"en","primary_location":{"id":"doi:10.1109/4.34097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.34097","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004539538","display_name":"Daniel Schwab","orcid":null},"institutions":[{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"D.J. Schwab","raw_affiliation_strings":["Special-Purpose Processor Development Group, Mayo Clinic and Foundation, Rochester, MN, USA"],"affiliations":[{"raw_affiliation_string":"Special-Purpose Processor Development Group, Mayo Clinic and Foundation, Rochester, MN, USA","institution_ids":["https://openalex.org/I1330342723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015712140","display_name":"Dean Perkins","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D.F. Perkins","raw_affiliation_strings":["TriQuint Semiconductor, Inc., Beaverton, OR, USA"],"affiliations":[{"raw_affiliation_string":"TriQuint Semiconductor, Inc., Beaverton, OR, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075831379","display_name":"T.M. Reeder","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T.M. Reeder","raw_affiliation_strings":["TriQuint Semiconductor, Inc., Beaverton, OR, USA"],"affiliations":[{"raw_affiliation_string":"TriQuint Semiconductor, Inc., Beaverton, OR, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005717479","display_name":"Barry K. Gilbert","orcid":null},"institutions":[{"id":"https://openalex.org/I1330342723","display_name":"Mayo Clinic","ror":"https://ror.org/02qp3tb03","country_code":"US","type":"funder","lineage":["https://openalex.org/I1330342723"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.K. Gilbert","raw_affiliation_strings":["Department of Physiology and Biophysics, Mayo Clinic and Foundation, Rochester, MN, USA"],"affiliations":[{"raw_affiliation_string":"Department of Physiology and Biophysics, Mayo Clinic and Foundation, Rochester, MN, USA","institution_ids":["https://openalex.org/I1330342723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5004539538"],"corresponding_institution_ids":["https://openalex.org/I1330342723"],"apc_list":null,"apc_paid":null,"fwci":0.337,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62054147,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"4","first_page":"1092","last_page":"1104"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7657911777496338},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.5827542543411255},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5462203025817871},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4882638454437256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47162628173828125},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4399193525314331},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4378209114074707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4372308850288391},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42383480072021484},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4114260673522949},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4009438157081604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3120599389076233},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24823403358459473},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24094757437705994},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20701444149017334},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09489372372627258}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7657911777496338},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.5827542543411255},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5462203025817871},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4882638454437256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47162628173828125},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4399193525314331},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4378209114074707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4372308850288391},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42383480072021484},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4114260673522949},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4009438157081604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3120599389076233},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24823403358459473},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24094757437705994},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20701444149017334},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09489372372627258},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.34097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.34097","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2001872159","https://openalex.org/W2007928971","https://openalex.org/W2059802007","https://openalex.org/W2609747743","https://openalex.org/W4391877421","https://openalex.org/W4391877549","https://openalex.org/W4391877628","https://openalex.org/W4391877947","https://openalex.org/W4391878194","https://openalex.org/W4391908480","https://openalex.org/W6737154109","https://openalex.org/W6861195069","https://openalex.org/W6861551122","https://openalex.org/W6861731354","https://openalex.org/W6861790977","https://openalex.org/W6861940020","https://openalex.org/W6862161633"],"related_works":["https://openalex.org/W2109940557","https://openalex.org/W2466832359","https://openalex.org/W1582019636","https://openalex.org/W1499005795","https://openalex.org/W3172493050","https://openalex.org/W4385420271","https://openalex.org/W4312192618","https://openalex.org/W2593798266","https://openalex.org/W1928391485","https://openalex.org/W2136827374"],"abstract_inverted_index":{"The":[0,25,42,69],"characterization":[1],"of":[2,47,71,74,92,101,111],"a":[3,18,28,34,62,82,102,112],"high-speed":[4,119],"GaAs":[5],"LSi":[6],"gate":[7],"array":[8,26,49,58],"and":[9,44,61,107,122],"its":[10],"personalization":[11,50],"as":[12],"the":[13,57,72,99,108],"central":[14],"control":[15,85],"chip":[16,86],"for":[17,87],"gigahertz-rate":[19],"digital":[20,83,103],"test":[21],"system":[22],"are":[23,67,105,125],"described.":[24,68],"is":[27],"1020-configurable-cell,":[29],"3000-gate":[30],"device":[31],"that":[32],"utilizes":[33],"commercially":[35],"available":[36],"enhancement/depletion":[37],"(E/D)":[38],"mode":[39],"IC":[40],"process.":[41],"development":[43],"experimental":[45],"evaluation":[46,73],"an":[48],"designed":[51],"to":[52,80,94],"characterize":[53],"all":[54],"logic":[55],"macros,":[56],"speed-power":[59],"performance,":[60],"simple":[63],"MSI":[64],"arithmetic":[65],"element":[66],"results":[70],"this":[75],"first":[76],"design":[77,81,100],"were":[78],"used":[79],"tester":[84,104,114],"use":[88],"at":[89],"clock":[90],"rates":[91],"up":[93],"1":[95],"GHz.":[96],"Issues":[97],"in":[98],"outlined,":[106],"architectural":[109],"features":[110],"modular":[113],"providing":[115],"synchronous":[116],"data":[117],"acquisition,":[118],"RAM":[120],"control,":[121],"pattern":[123],"generation":[124],"discussed.<":[126],"<ETX":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}