{"id":"https://openalex.org/W2130094678","doi":"https://doi.org/10.1109/4.34068","title":"New nibbled-page architecture for high-density DRAMs","display_name":"New nibbled-page architecture for high-density DRAMs","publication_year":1989,"publication_date":"1989-01-01","ids":{"openalex":"https://openalex.org/W2130094678","doi":"https://doi.org/10.1109/4.34068","mag":"2130094678"},"language":"en","primary_location":{"id":"doi:10.1109/4.34068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.34068","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054222622","display_name":"Kenji Numata","orcid":"https://orcid.org/0000-0001-5029-3233"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Numata","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003400026","display_name":"Y. Oowaki","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Oowaki","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080510694","display_name":"Y. Itoh","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Itoh","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051298722","display_name":"T. Hara","orcid":"https://orcid.org/0000-0003-1105-0524"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hara","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110273064","display_name":"K. Tsuchida","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Tsuchida","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002920846","display_name":"M. Ohta","orcid":"https://orcid.org/0000-0001-7870-564X"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Ohta","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001291873","display_name":"Shinji Watanabe","orcid":"https://orcid.org/0000-0002-5970-8631"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Watanabe","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112664866","display_name":"K. Ohuchi","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Ohuchi","raw_affiliation_strings":["ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","Toshiba Corporation, Kawasaki, JAPAN"],"affiliations":[{"raw_affiliation_string":"ULSI Research Center, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Kawasaki, JAPAN","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5054222622"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":1.4615,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84264687,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"4","first_page":"900","last_page":"904"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.7358009219169617},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7356832027435303},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7159813046455383},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.6355456709861755},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5797566175460815},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5308811664581299},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5225712060928345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44385653734207153},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37562552094459534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36348581314086914},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26656270027160645},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.14123386144638062},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10969710350036621}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.7358009219169617},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7356832027435303},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7159813046455383},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.6355456709861755},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5797566175460815},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5308811664581299},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5225712060928345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44385653734207153},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37562552094459534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36348581314086914},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26656270027160645},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.14123386144638062},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10969710350036621},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.34068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.34068","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2008830183","https://openalex.org/W2073035483","https://openalex.org/W2153480149","https://openalex.org/W2788413582","https://openalex.org/W3016662783","https://openalex.org/W3139729552","https://openalex.org/W6775083502"],"related_works":["https://openalex.org/W2140324148","https://openalex.org/W2121199344","https://openalex.org/W2285914869","https://openalex.org/W3117515082","https://openalex.org/W2113441357","https://openalex.org/W3022537591","https://openalex.org/W2126134823","https://openalex.org/W2336226224","https://openalex.org/W1974128693","https://openalex.org/W2141696484"],"abstract_inverted_index":{"A":[0],"nibbled-page":[1,78,100],"architecture":[2,79],"which":[3],"can":[4],"be":[5],"used":[6,49],"to":[7,69],"access":[8],"all":[9],"column":[10],"addresses":[11],"on":[12],"the":[13,24,51,107],"selected":[14],"row":[15],"address":[16,59],"randomly":[17],"in":[18,84,105],"units":[19],"of":[20,109],"8":[21,74],"bits":[22],"at":[23],"100":[25,91],"Mbit/s":[26],"data":[27,111],"rate":[28],"is":[29,102],"discussed.":[30],"To":[31],"realize":[32],"such":[33],"high-speed":[34,52,110],"architecture,":[35],"three":[36],"key":[37],"circuit":[38,46],"techniques":[39,65],"have":[40,66],"been":[41,48,67,81,95],"developed.":[42],"An":[43],"on-chip":[44],"interleaved":[45],"has":[47,80,94],"for":[50],"serial":[53],"READ":[54],"and":[55,61,90],"WRITE":[56],"operations.":[57],"Column":[58],"prefetch":[60,64],"WE":[62],"signal":[63],"introduced":[68],"eliminate":[70],"idle":[71],"time":[72],"between":[73],"bit":[75],"units.":[76],"The":[77,97],"successfully":[82],"implemented":[83],"an":[85],"experimental":[86],"16":[87],"Mb":[88],"DRAM,":[89],"Mb/s":[92],"operation":[93],"achieved.":[96],"DRAM":[98],"with":[99],"mode":[101],"very":[103],"effective":[104],"simplifying":[106],"design":[108],"transfer":[112],"systems.<":[113],"<ETX":[114],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[115],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[116]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}