{"id":"https://openalex.org/W2171769031","doi":"https://doi.org/10.1109/4.32037","title":"A CMOS electrically configurable gate array","display_name":"A CMOS electrically configurable gate array","publication_year":1989,"publication_date":"1989-06-01","ids":{"openalex":"https://openalex.org/W2171769031","doi":"https://doi.org/10.1109/4.32037","mag":"2171769031"},"language":"en","primary_location":{"id":"doi:10.1109/4.32037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.32037","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111858848","display_name":"Khaled El-Ayat","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"K.A. El-Ayat","raw_affiliation_strings":["Actel Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078716556","display_name":"Abbas El Gamal","orcid":"https://orcid.org/0000-0002-0853-0415"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. El Gamal","raw_affiliation_strings":["Actel Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048921101","display_name":"R. Guo","orcid":"https://orcid.org/0009-0008-0225-0878"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Guo","raw_affiliation_strings":["Actel Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101449277","display_name":"Jiho Chang","orcid":"https://orcid.org/0000-0002-9025-1801"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Chang","raw_affiliation_strings":["Actel Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062678562","display_name":"R.K.H. Mak","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R.K.H. Mak","raw_affiliation_strings":["Data General Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Data General Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003144196","display_name":"Fu\u2010Chien Chiu","orcid":"https://orcid.org/0000-0002-0751-4181"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"F. Chiu","raw_affiliation_strings":["Data General Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Data General Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083591166","display_name":"E. Hamdy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E.Z. Hamdy","raw_affiliation_strings":["Actel Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043584174","display_name":"John McCollum","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. McCollum","raw_affiliation_strings":["Actel Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Sunnyvale, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024687556","display_name":"A.M. Mohsen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Mohsen","raw_affiliation_strings":["Actel Corporation, Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Sunnyvale, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5111858848"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.9061,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.95543672,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"24","issue":"3","first_page":"752","last_page":"762"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8560377359390259},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5667670965194702},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5235169529914856},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5196546316146851},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45407426357269287},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.45140019059181213},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.44117191433906555},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38064250349998474},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3726590573787689},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3529682755470276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32219207286834717},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31428274512290955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29771775007247925},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.20353880524635315},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16093042492866516},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11558070778846741},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07269090414047241},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.051070958375930786}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8560377359390259},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5667670965194702},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5235169529914856},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5196546316146851},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45407426357269287},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.45140019059181213},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.44117191433906555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38064250349998474},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3726590573787689},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3529682755470276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32219207286834717},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31428274512290955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29771775007247925},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.20353880524635315},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16093042492866516},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11558070778846741},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07269090414047241},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.051070958375930786},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.32037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.32037","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1545443468","https://openalex.org/W1583263045","https://openalex.org/W1601066481","https://openalex.org/W1865935686","https://openalex.org/W1982209245","https://openalex.org/W1984844988","https://openalex.org/W2022641020","https://openalex.org/W2085159530","https://openalex.org/W2154560529","https://openalex.org/W2543145981","https://openalex.org/W2567036002","https://openalex.org/W3146268137","https://openalex.org/W6635939147"],"related_works":["https://openalex.org/W2373066471","https://openalex.org/W2141458065","https://openalex.org/W3094426418","https://openalex.org/W1508811950","https://openalex.org/W2987062793","https://openalex.org/W2366583186","https://openalex.org/W2349458260","https://openalex.org/W2024198963","https://openalex.org/W55440466","https://openalex.org/W2368451485"],"abstract_inverted_index":{"A":[0],"CMOS":[1,52],"electrically":[2],"configurable":[3,39],"gate":[4,16],"array":[5],"that":[6],"combines":[7],"the":[8,19],"flexibility,":[9],"efficiency,":[10],"extendability,":[11],"and":[12,37],"performance":[13],"of":[14,21],"mask-programmed":[15],"arrays":[17],"with":[18,54],"convenience":[20],"user":[22],"programmability":[23],"is":[24,28],"described.":[25],"The":[26,42],"implementation":[27],"facilitated":[29],"by":[30],"a":[31,38],"novel":[32],"two-terminal":[33],"antifuse":[34],"programmable":[35],"element":[36],"interconnect":[40],"technology.":[41],"chip":[43],"has":[44],"been":[45],"fabricated":[46],"using":[47],"2-":[48],"mu":[49],"m":[50],"n-well":[51],"technology":[53],"two-layer":[55],"metallization.<":[56],"<ETX":[57],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[58],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[59]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}