{"id":"https://openalex.org/W1963722537","doi":"https://doi.org/10.1109/4.274","title":"A switched-capacitor filter silicon compiler","display_name":"A switched-capacitor filter silicon compiler","publication_year":1988,"publication_date":"1988-02-01","ids":{"openalex":"https://openalex.org/W1963722537","doi":"https://doi.org/10.1109/4.274","mag":"1963722537"},"language":"en","primary_location":{"id":"doi:10.1109/4.274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.274","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069987227","display_name":"J. Assael","orcid":null},"institutions":[{"id":"https://openalex.org/I4210086079","display_name":"Alliance Universit\u00e9-Entreprise de Grenoble","ror":"https://ror.org/00gdq8383","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210086079"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"J. Assael","raw_affiliation_strings":["Centre National d'Etudes des T\u00e9l\u00e9communications (CNET), CNS, Meylan, France","CNET, MEYLAN, France"],"affiliations":[{"raw_affiliation_string":"Centre National d'Etudes des T\u00e9l\u00e9communications (CNET), CNS, Meylan, France","institution_ids":[]},{"raw_affiliation_string":"CNET, MEYLAN, France","institution_ids":["https://openalex.org/I4210086079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108356005","display_name":"P. Senn","orcid":null},"institutions":[{"id":"https://openalex.org/I4210086079","display_name":"Alliance Universit\u00e9-Entreprise de Grenoble","ror":"https://ror.org/00gdq8383","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210086079"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Senn","raw_affiliation_strings":["Centre National d'Etudes des T\u00e9l\u00e9communications (CNET), CNS, Meylan, France","CNET, MEYLAN, France"],"affiliations":[{"raw_affiliation_string":"Centre National d'Etudes des T\u00e9l\u00e9communications (CNET), CNS, Meylan, France","institution_ids":[]},{"raw_affiliation_string":"CNET, MEYLAN, France","institution_ids":["https://openalex.org/I4210086079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057808181","display_name":"Mohamed Tawfik","orcid":"https://orcid.org/0000-0002-3514-3963"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M.S. Tawfik","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069987227"],"corresponding_institution_ids":["https://openalex.org/I4210086079"],"apc_list":null,"apc_paid":null,"fwci":3.1776,"has_fulltext":false,"cited_by_count":42,"citation_normalized_percentile":{"value":0.91483871,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"23","issue":"1","first_page":"166","last_page":"174"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9632999897003174,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9381781816482544},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7833092212677002},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5179473757743835},{"id":"https://openalex.org/keywords/compiler-construction","display_name":"Compiler construction","score":0.5065909624099731},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4935814142227173},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.44180166721343994},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4208638668060303},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3712642192840576},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3511669933795929},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34474024176597595},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.2299324870109558},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11876016855239868},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10125628113746643}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9381781816482544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7833092212677002},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5179473757743835},{"id":"https://openalex.org/C9957790","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler construction","level":3,"score":0.5065909624099731},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4935814142227173},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.44180166721343994},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4208638668060303},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3712642192840576},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3511669933795929},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34474024176597595},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.2299324870109558},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11876016855239868},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10125628113746643},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.274","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1483212165","https://openalex.org/W1967807522","https://openalex.org/W1974961278","https://openalex.org/W1991550399","https://openalex.org/W2001224959","https://openalex.org/W2154733741","https://openalex.org/W4231219837","https://openalex.org/W4256351101","https://openalex.org/W6628857540","https://openalex.org/W6673321591"],"related_works":["https://openalex.org/W1546256036","https://openalex.org/W2094199724","https://openalex.org/W3000589862","https://openalex.org/W2552474338","https://openalex.org/W4240253816","https://openalex.org/W2374859588","https://openalex.org/W1978699943","https://openalex.org/W2066503869","https://openalex.org/W2089705195","https://openalex.org/W4226439887"],"abstract_inverted_index":{"The":[0,17],"compiler":[1,22,93],"system":[2,55],"handles":[3],"the":[4,39,46,50,54,57,74,92],"entire":[5],"design":[6,64],"process":[7],"from":[8],"specifications":[9],"to":[10,33],"mask":[11],"generation,":[12],"including":[13],"all":[14,82],"necessary":[15],"simulations.":[16],"features":[18],"of":[19,38,45,49,53,67,76],"this":[20],"silicon":[21],"are:":[23],"powerful":[24],"synthesis":[25],"and":[26,41,65],"simulation":[27],"programs,":[28],"complete":[29],"interactivity,":[30],"generation":[31],"programs":[32],"create":[34],"input":[35],"description":[36,44],"files":[37],"simulators,":[40],"a":[42],"unique":[43],"circuit.":[47],"One":[48],"main":[51],"advantages":[52],"is":[56,94],"drastic":[58],"reduction":[59],"in":[60],"time":[61],"required":[62],"for":[63],"verification":[66],"such":[68],"circuits.":[69],"In":[70],"addition,":[71],"it":[72],"has":[73],"security":[75],"an":[77],"integrated":[78],"system,":[79],"thus":[80],"making":[81],"backward":[83],"verifications":[84],"unnecessary.":[85],"A":[86],"test":[87],"filter":[88],"entirely":[89],"designed":[90],"with":[91],"presented.<":[95],"<ETX":[96],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[98]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}