{"id":"https://openalex.org/W2129720730","doi":"https://doi.org/10.1109/4.245585","title":"A 6-ns cycle 256-kb cache memory and memory management unit","display_name":"A 6-ns cycle 256-kb cache memory and memory management unit","publication_year":1993,"publication_date":"1993-01-01","ids":{"openalex":"https://openalex.org/W2129720730","doi":"https://doi.org/10.1109/4.245585","mag":"2129720730"},"language":"en","primary_location":{"id":"doi:10.1109/4.245585","doi":"https://doi.org/10.1109/4.245585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.245585","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-3","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"volume":null,"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074984237","display_name":"R. Heald","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R.A. Heald","raw_affiliation_strings":["Advanced Processor Division, Intergraph Corporation, Palo Alto, CA, USA","Adv. Processor Div., Intergraph Corp., Huntsville, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Processor Division, Intergraph Corporation, Palo Alto, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Adv. Processor Div., Intergraph Corp., Huntsville, AL, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006703390","display_name":"J.C. Holst","orcid":null,"observed_orcids":[]},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J.C. Holst","raw_affiliation_strings":["Advanced Processor Division, Intergraph Corporation, Palo Alto, CA, USA","Adv. Processor Div., Intergraph Corp., Huntsville, AL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Processor Division, Intergraph Corporation, Palo Alto, CA, USA","institution_ids":[]},{"raw_affiliation_string":"Adv. Processor Div., Intergraph Corp., Huntsville, AL, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":2.0568,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.88705647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":"11","first_page":"1078","last_page":"1083"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.42649999260902405,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.42649999260902405,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.384799987077713,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.14000000059604645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"cache memory","score":0.9580000042915344},{"id":"https://openalex.org/keywords/memory-management-unit","display_name":"memory management unit","score":0.9980000257492065},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"translation lookaside buffer","score":0.9179999828338623},{"id":"https://openalex.org/keywords/associative-memory","display_name":"associative memory","score":0.6690000295639038},{"id":"https://openalex.org/keywords/high-speed-memory-access","display_name":"high-speed memory access","score":0.5550000071525574}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7963485717773438},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.7923533320426941},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6373897194862366},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4995429515838623},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4697601795196533},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.4531354308128357},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44348227977752686},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.36853930354118347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3475862145423889},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.2597365379333496},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24910566210746765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/4.245585","doi":"https://doi.org/10.1109/4.245585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/4.245585","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"listed_in":["cwts-core","jufo-3","norway-2"],"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"sustainable_development_goals_aurora":[],"study_designs":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1511652045","https://openalex.org/W1540913159","https://openalex.org/W1556147305","https://openalex.org/W1594698178","https://openalex.org/W2064169027","https://openalex.org/W2206058367","https://openalex.org/W4232381260"],"related_works":["https://openalex.org/W2064611798","https://openalex.org/W189970040","https://openalex.org/W1491189730","https://openalex.org/W2571351943","https://openalex.org/W2549803267","https://openalex.org/W2737587281","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2115283682"],"abstract_inverted_index":{"A":[0],"6-ns":[1],"cycle,":[2],"7.7-ns":[3],"access":[4,91,97],"cache":[5,22],"memory":[6,8],"and":[7,40,50,63,76,83],"management":[9],"unit":[10],"(CAMMU)":[11],"chip":[12],"has":[13],"been":[14],"developed.":[15],"The":[16,43,70],"circuit":[17],"includes":[18],"two":[19,24,33,71],"5-ns":[20],"128-kb":[21],"memories,":[23],"4-ns":[25,34],"64-entry":[26],"fully":[27],"associative":[28,61],"translation":[29],"lookaside":[30],"buffers":[31],"(TLBs),":[32],"64-line":[35],"tag":[36],"RAMs,":[37],"comparators,":[38],"registers,":[39],"control":[41,57],"logic.":[42],"TLB":[44],"design":[45],"contains":[46],"a":[47,89],"line":[48],"encoder":[49],"valid":[51],"bits":[52],"with":[53,67],"flash":[54],"clear.":[55],"Timing":[56],"allows":[58],"read,":[59],"write,":[60],"accesses,":[62],"invalid":[64],"search":[65],"accesses":[66],"identical":[68],"timings.":[69],"caches":[72],"time-share":[73],"data":[74],"input":[75],"sense":[77],"amplifier":[78],"circuits":[79],"for":[80],"improved":[81],"density,":[82],"they":[84],"are":[85],"pipelined":[86],"to":[87,92],"allow":[88],"new":[90],"start":[93],"before":[94],"the":[95],"previous":[96],"is":[98],"complete.>":[99]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}