{"id":"https://openalex.org/W4382052446","doi":"https://doi.org/10.1109/3dic57175.2023.10155000","title":"Fast, Accurate Assembly-Level Physical Verification of 3DIC Packages","display_name":"Fast, Accurate Assembly-Level Physical Verification of 3DIC Packages","publication_year":2023,"publication_date":"2023-05-10","ids":{"openalex":"https://openalex.org/W4382052446","doi":"https://doi.org/10.1109/3dic57175.2023.10155000"},"language":"en","primary_location":{"id":"doi:10.1109/3dic57175.2023.10155000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic57175.2023.10155000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089856203","display_name":"Nermeen Hossam","orcid":"https://orcid.org/0000-0001-9647-9383"},"institutions":[{"id":"https://openalex.org/I4210122110","display_name":"Medical Solutions","ror":"https://ror.org/02kqtfa81","country_code":"GB","type":"healthcare","lineage":["https://openalex.org/I4210122110"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Nermeen Hossam","raw_affiliation_strings":["Calibre Design Solutions Siemens Digital Industries Software,Cairo,Egypt","Calibre Design Solutions Siemens Digital Industries Software, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Calibre Design Solutions Siemens Digital Industries Software,Cairo,Egypt","institution_ids":["https://openalex.org/I4210122110"]},{"raw_affiliation_string":"Calibre Design Solutions Siemens Digital Industries Software, Cairo, Egypt","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033189662","display_name":"John Ferguson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210122110","display_name":"Medical Solutions","ror":"https://ror.org/02kqtfa81","country_code":"GB","type":"healthcare","lineage":["https://openalex.org/I4210122110"]},{"id":"https://openalex.org/I4210140527","display_name":"California Institute for Biomedical Research","ror":"https://ror.org/04r28v857","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210140527"]},{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"John Ferguson","raw_affiliation_strings":["Calibre Design Solutions Siemens Digital Industries Software,Wilsonville,OR,USA","Calibre Design Solutions Siemens Digital Industries Software, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Calibre Design Solutions Siemens Digital Industries Software,Wilsonville,OR,USA","institution_ids":["https://openalex.org/I4210122110"]},{"raw_affiliation_string":"Calibre Design Solutions Siemens Digital Industries Software, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693","https://openalex.org/I4210140527"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089856203"],"corresponding_institution_ids":["https://openalex.org/I4210122110"],"apc_list":null,"apc_paid":null,"fwci":0.5361,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64175269,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6665711402893066},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5571719408035278},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5552037358283997},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.528567373752594},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5179147124290466},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.4926796555519104},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4827112853527069},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4813121557235718},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.46673688292503357},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.45257797837257385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4224562346935272},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31706807017326355},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.2602372467517853},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.24542555212974548},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2408389151096344},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.23607495427131653},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.23548072576522827},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18335002660751343},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.1542629897594452}],"concepts":[{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6665711402893066},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5571719408035278},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5552037358283997},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.528567373752594},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5179147124290466},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.4926796555519104},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4827112853527069},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4813121557235718},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.46673688292503357},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.45257797837257385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4224562346935272},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31706807017326355},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.2602372467517853},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.24542555212974548},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2408389151096344},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.23607495427131653},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.23548072576522827},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18335002660751343},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.1542629897594452},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic57175.2023.10155000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic57175.2023.10155000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6700000166893005}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2038511870","https://openalex.org/W2541278752","https://openalex.org/W2037756218","https://openalex.org/W2123076670","https://openalex.org/W2030086185","https://openalex.org/W1941005775","https://openalex.org/W2967850598","https://openalex.org/W2304374807","https://openalex.org/W3197841175"],"abstract_inverted_index":{"Advanced":[0],"packaging":[1,35],"techniques":[2,186],"are":[3,29],"critical":[4],"to":[5,37,130,163,202],"ensuring":[6,213],"product":[7,25],"performance,":[8],"function,":[9],"and":[10,67,74,139,187,193,216],"cost":[11],"in":[12,24,114],"the":[13,21,38,49,65,84,120,147,159,165,179,206,214,219],"semiconductor":[14],"industry.":[15],"Three-dimensional":[16],"integrated":[17],"circuits":[18],"(3DICs)":[19],"offer":[20],"ultimate":[22],"flexibility":[23],"design.":[26,222],"However,":[27],"they":[28],"not":[30,81],"without":[31],"their":[32,77],"challenges,":[33],"bringing":[34],"technologies":[36],"forefront":[39],"for":[40,168],"innovation.":[41],"3DICs":[42],"contain":[43],"multiple":[44,127],"stacked":[45],"die":[46],"that":[47,83],"achieve":[48],"required":[50,167],"connectivity":[51,68,144],"through":[52],"traces":[53],"on":[54,119],"an":[55],"interposer,":[56],"or":[57,61,91,111,151],"with":[58],"special":[59],"vias":[60],"bumps.":[62],"Independently":[63],"verifying":[64],"physical":[66,184,210],"accuracy":[69,215],"of":[70,109,146,205,208,218],"these":[71],"discrete":[72],"dies":[73],"substrates":[75],"per":[76],"process":[78,128],"rules":[79],"does":[80],"ensure":[82],"overall":[85],"2.5D/3D":[86],"package":[87],"assembly":[88,191],"is":[89],"correct,":[90],"will":[92],"perform":[93,131],"as":[94],"expected.":[95],"The":[96],"Calibre":[97,160,188,196],"3DSTACK":[98,161,189,197],"electronic":[99],"design":[100,133],"automation":[101],"(EDA)":[102],"tool":[103,162],"provides":[104],"fast,":[105],"accurate,":[106],"assembly-level":[107],"verification":[108,138,185,211],"die-die":[110],"die-interposer":[112],"interfaces":[113],"3DIC":[115,152,183,190,209,221],"designs.":[116],"It":[117],"operates":[118],"interface":[121],"geometries":[122],"between":[123,181],"chip":[124],"designs":[125],"from":[126],"nodes":[129],"both":[132],"rule":[134],"checking":[135,145],"(DRC)":[136],"alignment":[137],"layout":[140],"vs.":[141],"schematic":[142],"(LVS)":[143],"complete":[148,220],"multi-die":[149],"2.5D":[150],"system.":[153],"Design":[154],"engineers":[155],"can":[156,199],"also":[157],"use":[158],"prepare":[164],"data":[166],"coupling":[169],"capacitance":[170],"extraction,":[171],"if":[172],"required.":[173],"In":[174],"this":[175],"paper,":[176],"we":[177],"explain":[178],"differences":[180],"traditional":[182],"verification,":[192],"demonstrate":[194],"how":[195],"functionality":[198],"be":[200],"used":[201],"resolve":[203],"many":[204],"challenges":[207],"while":[212],"performance":[217]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}