{"id":"https://openalex.org/W3016205367","doi":"https://doi.org/10.1109/3dic48104.2019.9058780","title":"Design Considerations and Fabrication Challenges of Surface Electrode Ion Trap with TSV Integration","display_name":"Design Considerations and Fabrication Challenges of Surface Electrode Ion Trap with TSV Integration","publication_year":2019,"publication_date":"2019-10-01","ids":{"openalex":"https://openalex.org/W3016205367","doi":"https://doi.org/10.1109/3dic48104.2019.9058780","mag":"3016205367"},"language":"en","primary_location":{"id":"doi:10.1109/3dic48104.2019.9058780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic48104.2019.9058780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014457249","display_name":"Jing Tao","orcid":"https://orcid.org/0000-0001-5058-7688"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Jing Tao","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109551765","display_name":"Hong Yu Li","orcid":null},"institutions":[{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]},{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hong Yu Li","raw_affiliation_strings":["Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore"],"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Agency for Science, Technology and Research (A*STAR), Singapore","institution_ids":["https://openalex.org/I115228651","https://openalex.org/I4210090209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086474111","display_name":"Peng Zhao","orcid":"https://orcid.org/0000-0002-4850-9354"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Peng Zhao","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081504270","display_name":"Yu Dian Lim","orcid":"https://orcid.org/0000-0003-3111-488X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yu Dian Lim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017115824","display_name":"Anak Agung Alit Apriyana","orcid":"https://orcid.org/0000-0003-4232-0611"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Anak Agung Alit Apriyana","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042727705","display_name":"Chuan Seng Tan","orcid":"https://orcid.org/0000-0003-1250-9165"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chuan Seng Tan","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5014457249"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.3577,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.63107191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"5","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.7599397897720337},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.7491899132728577},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.7083404064178467},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.6223245859146118},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.6189641952514648},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.564709484577179},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5633366703987122},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5383568406105042},{"id":"https://openalex.org/keywords/wire-bonding","display_name":"Wire bonding","score":0.4239899218082428},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.418630987405777},{"id":"https://openalex.org/keywords/anodic-bonding","display_name":"Anodic bonding","score":0.4155175983905792},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.41009053587913513},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.29347607493400574},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.273123562335968},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18774637579917908},{"id":"https://openalex.org/keywords/etching","display_name":"Etching (microfabrication)","score":0.18623536825180054},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.12977716326713562},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.09009033441543579},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.05468323826789856}],"concepts":[{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.7599397897720337},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.7491899132728577},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.7083404064178467},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.6223245859146118},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.6189641952514648},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.564709484577179},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5633366703987122},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5383568406105042},{"id":"https://openalex.org/C140269135","wikidata":"https://www.wikidata.org/wiki/Q750783","display_name":"Wire bonding","level":3,"score":0.4239899218082428},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.418630987405777},{"id":"https://openalex.org/C201414436","wikidata":"https://www.wikidata.org/wiki/Q567503","display_name":"Anodic bonding","level":3,"score":0.4155175983905792},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.41009053587913513},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.29347607493400574},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.273123562335968},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18774637579917908},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.18623536825180054},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.12977716326713562},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.09009033441543579},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.05468323826789856},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic48104.2019.9058780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic48104.2019.9058780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1515364274","https://openalex.org/W1598003991","https://openalex.org/W1620719297","https://openalex.org/W1783637592","https://openalex.org/W2106549835","https://openalex.org/W2120080758","https://openalex.org/W2163077582","https://openalex.org/W2472045833","https://openalex.org/W2949253647","https://openalex.org/W2949799721","https://openalex.org/W2953150500","https://openalex.org/W2971106429","https://openalex.org/W3099798657","https://openalex.org/W3100843411","https://openalex.org/W3102001588","https://openalex.org/W3105340088","https://openalex.org/W3149059206","https://openalex.org/W6636472364","https://openalex.org/W6663454782","https://openalex.org/W6675819186"],"related_works":["https://openalex.org/W2537865698","https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W4240279372","https://openalex.org/W3005713003","https://openalex.org/W2157723177","https://openalex.org/W182969429","https://openalex.org/W4780431","https://openalex.org/W2361208450","https://openalex.org/W3088381830"],"abstract_inverted_index":{"Surface":[0],"electrode":[1,38,59,80],"ion":[2,12,60],"trap":[3,13,61],"with":[4,40,98],"through-silicon-via":[5],"(TSV)":[6],"integration":[7],"enables":[8],"3D":[9],"stacking":[10],"of":[11,31,36,55],"chip":[14],"on":[15,22,62],"an":[16],"interposer":[17],"to":[18,94],"eliminate":[19],"the":[20,23,29,32,51,70,75,78,86,95],"wire-bonds":[21],"surface":[24,37,58,76,79],"electrodes":[25],"and":[26,42,53,85],"also":[27],"addresses":[28],"challenge":[30],"ever":[33],"increasing":[34],"complexity":[35],"design":[39,52],"low-parasitic":[41],"high-density":[43],"interconnect":[44],"requirements.":[45],"In":[46],"this":[47],"work,":[48],"we":[49],"demonstrate":[50],"fabrication":[54],"TSV":[56,71,87],"integrated":[57],"a":[63],"300-mm":[64],"Si":[65],"wafer":[66],"platform.":[67],"By":[68],"designing":[69],"arrays":[72],"directly":[73],"underneath":[74],"electrodes,":[77],"foot":[81],"print":[82],"is":[83],"reduced":[84],"traps":[88,97],"show":[89],"better":[90],"RF":[91],"performance":[92],"compared":[93],"planar":[96],"wire-bonding":[99],"pads.":[100]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}