{"id":"https://openalex.org/W2734940517","doi":"https://doi.org/10.1109/3dic.2016.7970036","title":"Physical design of a 3D-stacked heterogeneous multi-core processor","display_name":"Physical design of a 3D-stacked heterogeneous multi-core processor","publication_year":2016,"publication_date":"2016-11-01","ids":{"openalex":"https://openalex.org/W2734940517","doi":"https://doi.org/10.1109/3dic.2016.7970036","mag":"2734940517"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2016.7970036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2016.7970036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085882129","display_name":"Randy Widialaksono","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Randy Widialaksono","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019277221","display_name":"Rangeen Basu Roy Chowdhury","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rangeen Basu Roy Chowdhury","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088336779","display_name":"Zhenqian Zhang","orcid":"https://orcid.org/0000-0002-4481-6090"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhenqian Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082574702","display_name":"Joshua Schabel","orcid":"https://orcid.org/0000-0002-0235-9231"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joshua Schabel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108535055","display_name":"S. Lipa","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Lipa","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090803057","display_name":"Eric Rotenberg","orcid":"https://orcid.org/0000-0002-0406-1973"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Rotenberg","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000597593","display_name":"W. Rhett Davis","orcid":"https://orcid.org/0000-0002-9338-1441"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Rhett Davis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074605796","display_name":"Paul D. Franzon","orcid":"https://orcid.org/0000-0002-6048-5770"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Franzon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5085882129"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":0.5513,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73138358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6647977232933044},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6279696822166443},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6115022897720337},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5784109830856323},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.575192391872406},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.569481372833252},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5221755504608154},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.48444297909736633},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4787392020225525},{"id":"https://openalex.org/keywords/face","display_name":"Face (sociological concept)","score":0.44234806299209595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4350312650203705},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4264869689941406},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4128757417201996},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2549576163291931},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.24343478679656982},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2269008755683899},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17782244086265564},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.15686964988708496},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12864640355110168},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10170760750770569}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6647977232933044},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6279696822166443},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6115022897720337},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5784109830856323},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.575192391872406},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.569481372833252},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5221755504608154},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.48444297909736633},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4787392020225525},{"id":"https://openalex.org/C2779304628","wikidata":"https://www.wikidata.org/wiki/Q3503480","display_name":"Face (sociological concept)","level":2,"score":0.44234806299209595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4350312650203705},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4264869689941406},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4128757417201996},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2549576163291931},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.24343478679656982},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2269008755683899},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17782244086265564},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.15686964988708496},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12864640355110168},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10170760750770569},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C36289849","wikidata":"https://www.wikidata.org/wiki/Q34749","display_name":"Social science","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2016.7970036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2016.7970036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1516330285","https://openalex.org/W1988356120","https://openalex.org/W2018188419","https://openalex.org/W2103670614","https://openalex.org/W2155179489","https://openalex.org/W2501921334","https://openalex.org/W2527703647","https://openalex.org/W2528603980","https://openalex.org/W2528889469"],"related_works":["https://openalex.org/W1970479385","https://openalex.org/W2157190039","https://openalex.org/W4253195573","https://openalex.org/W2366617252","https://openalex.org/W2017475176","https://openalex.org/W2020934033","https://openalex.org/W2143407223","https://openalex.org/W2092737038","https://openalex.org/W2540146427","https://openalex.org/W4389672975"],"abstract_inverted_index":{"With":[0],"the":[1,40,46,50,67,81,100],"end":[2],"of":[3,83,90],"Dennard":[4],"scaling,":[5],"three":[6],"dimensional":[7],"stacking":[8],"has":[9],"emerged":[10],"as":[11],"a":[12,25,31,76],"promising":[13],"integration":[14],"technique":[15],"to":[16,104],"improve":[17],"microprocessor":[18],"performance.":[19],"In":[20],"this":[21],"paper":[22],"we":[23],"present":[24,45,75],"3D-SIC":[26],"physical":[27],"design":[28,51],"methodology":[29],"for":[30,95],"multi-core":[32],"processor":[33],"using":[34,66],"commercial":[35],"off-the-shelf":[36],"tools.":[37],"We":[38,73],"explain":[39],"various":[41],"flows":[42],"involved":[43],"and":[44,63],"lessons":[47],"learned":[48],"during":[49],"process.":[52],"The":[53],"logic":[54],"dies":[55],"were":[56,64],"fabricated":[57],"with":[58],"GlobalFoundries":[59],"130":[60],"nm":[61],"process":[62],"stacked":[65],"Ziptronix":[68],"face-to-face":[69],"(F2F)":[70],"bonding":[71],"technology.":[72],"also":[74],"comparative":[77],"analysis":[78],"which":[79],"highlights":[80],"benefits":[82],"3D":[84,101],"integration.":[85],"Results":[86],"indicate":[87],"an":[88],"order":[89],"magnitude":[91],"decrease":[92],"in":[93,99],"wirelengths":[94],"critical":[96],"inter-core":[97],"components":[98],"implementation":[102],"compared":[103],"2D":[105],"implementations.":[106]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}