{"id":"https://openalex.org/W2106584483","doi":"https://doi.org/10.1109/3dic.2015.7334593","title":"Congestion-aware optimal techniques for assigning inter-tier signals to 3D-vias in a 3DIC","display_name":"Congestion-aware optimal techniques for assigning inter-tier signals to 3D-vias in a 3DIC","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2106584483","doi":"https://doi.org/10.1109/3dic.2015.7334593","mag":"2106584483"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2015.7334593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2015.7334593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071918425","display_name":"Gopi Neela","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Gopi Neela","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110567690","display_name":"Jeffrey Draper","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffrey Draper","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5071918425"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.3946,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.67033852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"TS8.23.1","last_page":"TS8.23.6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7062392830848694},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6384760737419128},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.637010931968689},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6039708256721497},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5326122045516968},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.518205463886261},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49837756156921387},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4869900643825531},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4736306071281433},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4409685432910919},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.43034419417381287},{"id":"https://openalex.org/keywords/semiconductor-device-fabrication","display_name":"Semiconductor device fabrication","score":0.4248155355453491},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4170219898223877},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3768152594566345},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23631706833839417},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18628233671188354},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18164533376693726},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16611847281455994},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.134223073720932}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7062392830848694},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6384760737419128},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.637010931968689},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6039708256721497},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5326122045516968},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.518205463886261},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49837756156921387},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4869900643825531},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4736306071281433},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4409685432910919},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.43034419417381287},{"id":"https://openalex.org/C66018809","wikidata":"https://www.wikidata.org/wiki/Q1570432","display_name":"Semiconductor device fabrication","level":3,"score":0.4248155355453491},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4170219898223877},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3768152594566345},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23631706833839417},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18628233671188354},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18164533376693726},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16611847281455994},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.134223073720932},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2015.7334593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2015.7334593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1921869937","https://openalex.org/W1971724125","https://openalex.org/W1975675300","https://openalex.org/W1982763574","https://openalex.org/W1994079474","https://openalex.org/W2010084010","https://openalex.org/W2023264348","https://openalex.org/W2046574526","https://openalex.org/W2053423973","https://openalex.org/W2071003187","https://openalex.org/W2092444035","https://openalex.org/W2103704612","https://openalex.org/W2141461755","https://openalex.org/W2157427983","https://openalex.org/W2164568153","https://openalex.org/W2170509098","https://openalex.org/W4244520549"],"related_works":["https://openalex.org/W2016970881","https://openalex.org/W2091329789","https://openalex.org/W2376726667","https://openalex.org/W1990828594","https://openalex.org/W2333804548","https://openalex.org/W3093450488","https://openalex.org/W2027159884","https://openalex.org/W2016589506","https://openalex.org/W3163301441","https://openalex.org/W3006455351"],"abstract_inverted_index":{"Diminishing":[0],"returns":[1],"from":[2,162,201],"transistor":[3],"scaling,":[4],"increasing":[5],"interconnect":[6],"delay,":[7],"and":[8,15,111,137,174],"the":[9,21,25,69,88,103,115,148,156,202],"need":[10],"for":[11,92,101,126,141],"high":[12,16],"device":[13],"density":[14],"energy":[17],"efficiency":[18],"are":[19,38,48],"pushing":[20],"semiconductor":[22],"industry":[23],"in":[24,68,114],"direction":[26],"of":[27],"3-dimensional":[28],"integrated":[29],"circuits":[30],"(3DICs).":[31],"In":[32,59],"a":[33,43,60,80],"3DIC":[34,94,188],"multiple":[35],"active":[36],"tiers":[37,197],"stacked":[39],"vertically":[40],"to":[41,72,77,130,172,181],"make":[42],"single":[44],"chip.":[45],"Inter-tier":[46],"signals":[47,64,75,129],"interconnected":[49],"using":[50,147],"through-silicon-vias":[51],"or":[52],"top-metal":[53],"layer":[54],"bondpoints":[55],"(micro-bumps),":[56],"called":[57],"3D-vias.":[58,131],"traditional":[61],"2DIC":[62],"I/O":[63],"influence":[65],"cell":[66,85],"placement":[67],"layout.":[70],"Similar":[71],"I/O,":[73],"inter-tier":[74],"assigned":[76],"3D-vias":[78],"have":[79,191],"significant":[81],"effect":[82],"on":[83],"standard":[84],"placement,":[86],"making":[87],"assignment":[89,104,117,157],"very":[90],"crucial":[91],"efficient":[93],"implementations.":[95],"Our":[96],"prior":[97],"work":[98,120],"presented":[99],"techniques":[100,125,140],"automating":[102],"procedure,":[105],"but":[106],"did":[107],"not":[108],"consider":[109],"congestion":[110,194],"wiring":[112],"requirements":[113],"3D-via":[116],"step.":[118],"This":[119],"introduces":[121],"congestion-and":[122],"neighborhood-aware":[123],"optimal":[124],"assigning":[127],"intertier":[128],"The":[132,159],"proposed":[133,149,203],"methods":[134],"provide":[135],"globally":[136],"locally":[138],"optimized":[139],"assignment.":[142],"Two":[143],"3DICs":[144],"were":[145],"built":[146],"local":[150],"weights":[151],"method":[152],"which":[153],"successfully":[154],"automated":[155],"process.":[158],"results":[160],"obtained":[161],"post":[163],"place-and-route":[164],"layouts":[165],"show":[166],"lower":[167],"total":[168],"wire":[169,176],"length":[170,177],"(up":[171],"7%)":[173],"average":[175],"(7.4%)":[178],"as":[179],"compared":[180],"an":[182],"architecture-driven":[183],"manual":[184],"method.":[185],"As":[186],"demonstrated,":[187],"designs":[189],"that":[190],"higher":[192],"relative":[193],"between":[195],"interconnecting":[196],"can":[198],"benefit":[199],"significantly":[200],"techniques.":[204]},"counts_by_year":[{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}