{"id":"https://openalex.org/W1587341141","doi":"https://doi.org/10.1109/3dic.2014.7152149","title":"Three-dimensional Mesh of Clusters: An alternative unified high performance interconnect architecture for 3D-FPGA implementation","display_name":"Three-dimensional Mesh of Clusters: An alternative unified high performance interconnect architecture for 3D-FPGA implementation","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1587341141","doi":"https://doi.org/10.1109/3dic.2014.7152149","mag":"1587341141"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2014.7152149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2014.7152149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024841287","display_name":"Sonda Chtourou","orcid":"https://orcid.org/0000-0001-5669-242X"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Sonda Chtourou","raw_affiliation_strings":["CES Research Laboratory University of Sfax, Tunisia","[CES Research Laboratory, University of Sfax, Tunisia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CES Research Laboratory University of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"[CES Research Laboratory, University of Sfax, Tunisia]","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026522015","display_name":"Mohamed Abid","orcid":"https://orcid.org/0000-0001-7409-292X"},"institutions":[{"id":"https://openalex.org/I142899784","display_name":"University of Sfax","ror":"https://ror.org/04d4sd432","country_code":"TN","type":"education","lineage":["https://openalex.org/I142899784"]}],"countries":["TN"],"is_corresponding":false,"raw_author_name":"Mohamed Abid","raw_affiliation_strings":["CES Research Laboratory University of Sfax, Tunisia","[CES Research Laboratory, University of Sfax, Tunisia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CES Research Laboratory University of Sfax, Tunisia","institution_ids":["https://openalex.org/I142899784"]},{"raw_affiliation_string":"[CES Research Laboratory, University of Sfax, Tunisia]","institution_ids":["https://openalex.org/I142899784"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044271464","display_name":"Vinod Pangracious","orcid":"https://orcid.org/0000-0002-4240-6610"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Vinod Pangracious","raw_affiliation_strings":["LIP6 Research Laboratory UPMC, Paris, France","LIP6 Research Laboratory, UPMC, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Research Laboratory UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Research Laboratory, UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040282351","display_name":"Emna Amouri","orcid":"https://orcid.org/0000-0003-2107-3658"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emna Amouri","raw_affiliation_strings":["LIP6 Research Laboratory UPMC, Paris, France","LIP6 Research Laboratory, UPMC, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Research Laboratory UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Research Laboratory, UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Zied Marrakchi","raw_affiliation_strings":["LIP6 Research Laboratory UPMC, Paris, France","LIP6 Research Laboratory, UPMC, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Research Laboratory UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Research Laboratory, UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210159731","display_name":"LIP6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["LIP6 Research Laboratory UPMC, Paris, France","LIP6 Research Laboratory, UPMC, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6 Research Laboratory UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Research Laboratory, UPMC, Paris, France","institution_ids":["https://openalex.org/I4210159731","https://openalex.org/I39804081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2129,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56606545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8299190402030945},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.6880519986152649},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6554174423217773},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6512286067008972},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5446975827217102},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4458951950073242},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.43924930691719055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4364716708660126},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.359180212020874},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32256096601486206},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28661948442459106},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15874013304710388},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.08682480454444885},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08676138520240784},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.07592716813087463}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8299190402030945},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.6880519986152649},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6554174423217773},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6512286067008972},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5446975827217102},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4458951950073242},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.43924930691719055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4364716708660126},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.359180212020874},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32256096601486206},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28661948442459106},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15874013304710388},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.08682480454444885},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08676138520240784},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.07592716813087463},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/3dic.2014.7152149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2014.7152149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01372618v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01372618","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"3DIC 2014 - 2014 International 3D Systems Integration Conference, Dec 2014, Kinsdale, Ireland. pp.1--7, ⟨10.1109/3DIC.2014.7152149⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1523051745","https://openalex.org/W1967128905","https://openalex.org/W1993629633","https://openalex.org/W2033685698","https://openalex.org/W2047199967","https://openalex.org/W2063893206","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2115402073","https://openalex.org/W2128473621","https://openalex.org/W2152446494","https://openalex.org/W2275304190","https://openalex.org/W2576785664","https://openalex.org/W6631122486","https://openalex.org/W6631410163","https://openalex.org/W6642086548","https://openalex.org/W6666162271","https://openalex.org/W6678874460"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W1972268475","https://openalex.org/W2528892790","https://openalex.org/W3146360095","https://openalex.org/W2117988687","https://openalex.org/W2184011203","https://openalex.org/W2336648157"],"abstract_inverted_index":{"In":[0],"this":[1],"study,":[2],"we":[3,112,129,141,174,182,194,245],"propose":[4],"a":[5,13,47,53],"three-dimensional":[6],"(3D)":[7],"interconnect":[8,71],"network":[9,56],"implementation":[10],"based":[11,171],"on":[12],"modified":[14,87,224],"Mesh-of-Clusters":[15],"(MoC)":[16],"topology":[17],"for":[18,213,242],"FPGA":[19,42,85,134,138,215,256],"architecture":[20,80,257],"design.":[21],"Design":[22],"and":[23,35,39,51,60,76,101,110,115,118,140,181,237,251,264],"experimental":[24],"setup":[25],"is":[26,86,216],"developed":[27,217,241],"to":[28,88,148,188,200,204,225,268],"demonstrate":[29,246],"the":[30,63,67,78,82,105,131,143,150,176,184,202,248],"improvement":[31],"in":[32,62,98,266],"performance,":[33],"power":[34,250],"area":[36,252],"of":[37,49,81,107,179,253],"2.5D":[38,117,169],"3D":[40,119,126,161,209,235,254],"MoC-based":[41,84,127,214,243,255,270],"architecture.":[43],"MoC":[44,69,122,133],"starts":[45],"with":[46,73],"mesh":[48],"nodes":[50],"builds":[52],"separate":[54],"hierarchical":[55],"along":[57],"each":[58],"row":[59,100],"column":[61],"mesh.":[64],"To":[65,124,167],"obtain":[66],"optimal":[68],"programmable":[70],"structure":[72],"high":[74,120],"performance":[75],"density,":[77],"routing":[79,91],"2D":[83,132,269],"include":[89],"long":[90,108,144,155,185],"segments":[92,157],"which":[93],"span":[94,146,187],"multiple":[95],"switch":[96],"blocks":[97],"every":[99],"column.":[102],"By":[103],"adjusting":[104],"percentage":[106],"wire":[109,145,156],"span,":[111],"can":[113],"design":[114,125,168,211,236],"build":[116],"density":[121],"FPGAs.":[123],"FPGAs,":[128],"cut":[130],"into":[135],"two":[136,151],"equal":[137],"dies":[139],"adjust":[142,183],"factor":[147],"connect":[149],"dies.":[152],"Then,":[153],"these":[154],"are":[158,258],"converted":[159],"as":[160],"through":[162],"silicon":[163],"via":[164],"(TSV)":[165],"technology.":[166],"interposer":[170,206],"multi-FPGA":[172],"architecture,":[173],"use":[175,226],"same":[177],"principle":[178],"cuts":[180],"wires":[186],"remain":[189],"within":[190],"die":[191,203,205],"connections.":[192,207],"However,":[193],"apply":[195],"constraints":[196],"at":[197],"cutline":[198],"location":[199],"reduce":[201],"A":[208],"physical":[210],"CAD":[212],"using":[218],"Global":[219],"Foundries":[220],"130nm":[221],"technology":[222],"node":[223],"TSV":[227],"designs":[228],"from":[229],"Tezzaron":[230],"Semiconductor":[231],"inc.":[232],"Using":[233],"our":[234],"simulation":[238],"tool":[239],"flow":[240],"FPGA,":[244],"that":[247],"speed,":[249],"improved":[259],"respectively":[260],"by":[261],"35%,":[262],"21%":[263],"47%":[265],"comparison":[267],"FPGA.":[271]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}