{"id":"https://openalex.org/W1980201656","doi":"https://doi.org/10.1109/3dic.2013.6702346","title":"3D cache hierarchy optimization","display_name":"3D cache hierarchy optimization","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W1980201656","doi":"https://doi.org/10.1109/3dic.2013.6702346","mag":"1980201656"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2013.6702346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007161424","display_name":"Leonid Yavits","orcid":"https://orcid.org/0000-0001-5248-3997"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Leonid Yavits","raw_affiliation_strings":["Department of Electrical Engineering, Technion \u2013 Israel Institute of Technology, Haifa, Israel","Dept. of Electr.Eng., Technion-Israel Inst. of Technol., Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion \u2013 Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Dept. of Electr.Eng., Technion-Israel Inst. of Technol., Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112034335","display_name":"Amir Morad","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Amir Morad","raw_affiliation_strings":["Department of Electrical Engineering, Technion \u2013 Israel Institute of Technology, Haifa, Israel","Dept. of Electr.Eng., Technion-Israel Inst. of Technol., Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion \u2013 Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Dept. of Electr.Eng., Technion-Israel Inst. of Technol., Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010407295","display_name":"Ran Ginosar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ran Ginosar","raw_affiliation_strings":["Department of Electrical Engineering, Technion \u2013 Israel Institute of Technology, Haifa, Israel","Dept. of Electr.Eng., Technion-Israel Inst. of Technol., Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Technion \u2013 Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]},{"raw_affiliation_string":"Dept. of Electr.Eng., Technion-Israel Inst. of Technol., Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007161424"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":1.8913,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8519775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"34","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8136719465255737},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8132103085517883},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.7811567187309265},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7632232904434204},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.7583507299423218},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7095463275909424},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.7071608304977417},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.7048772573471069},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6204145550727844},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.5134223699569702},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.47187915444374084},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3865673542022705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17885750532150269}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8136719465255737},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8132103085517883},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.7811567187309265},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7632232904434204},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.7583507299423218},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7095463275909424},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.7071608304977417},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.7048772573471069},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6204145550727844},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.5134223699569702},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.47187915444374084},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3865673542022705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17885750532150269},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2013.6702346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1543679412","https://openalex.org/W1562342676","https://openalex.org/W1969735115","https://openalex.org/W1980201656","https://openalex.org/W1990228917","https://openalex.org/W1996916491","https://openalex.org/W2020374794","https://openalex.org/W2022983552","https://openalex.org/W2037620477","https://openalex.org/W2046574526","https://openalex.org/W2065439108","https://openalex.org/W2097721302","https://openalex.org/W2103184543","https://openalex.org/W2112121929","https://openalex.org/W2122636510","https://openalex.org/W2141736089","https://openalex.org/W2145547293","https://openalex.org/W2153215457","https://openalex.org/W2154962115","https://openalex.org/W2169875292","https://openalex.org/W2949159972","https://openalex.org/W2950720137","https://openalex.org/W3139689176","https://openalex.org/W3140630585","https://openalex.org/W6633566297","https://openalex.org/W6642963342","https://openalex.org/W6647716954","https://openalex.org/W6681089294"],"related_works":["https://openalex.org/W2098406302","https://openalex.org/W2546991807","https://openalex.org/W2076114130","https://openalex.org/W2734782074","https://openalex.org/W2538519144","https://openalex.org/W2121191383","https://openalex.org/W1505654810","https://openalex.org/W2535115842","https://openalex.org/W2020176098","https://openalex.org/W1584415117"],"abstract_inverted_index":{"3D":[0,22,38,92],"integration":[1],"has":[2],"the":[3,7,33,63,70],"potential":[4],"to":[5],"improve":[6],"scalability":[8],"and":[9,41,53,88,96],"performance":[10],"of":[11,32,44,65,85,91],"Chip":[12],"Multiprocessors":[13],"(CMP).":[14],"A":[15],"closed":[16],"form":[17],"analytical":[18,76],"solution":[19],"for":[20,78],"optimizing":[21],"CMP":[23],"cache":[24,34,47,72,79,86],"hierarchy":[25,35,48],"is":[26,59,94],"developed.":[27],"It":[28],"allows":[29],"optimal":[30,42],"partitioning":[31],"levels":[36,49],"into":[37],"silicon":[39],"layers":[40],"allocation":[43],"area":[45,52],"among":[46],"under":[50],"constrained":[51],"power":[54],"budgets.":[55],"The":[56],"optimization":[57],"framework":[58],"extended":[60],"by":[61],"incorporating":[62],"impact":[64],"multithreaded":[66],"data":[67],"sharing":[68],"on":[69],"private":[71],"miss":[73],"rate.":[74],"An":[75],"model":[77],"access":[80],"time":[81],"as":[82],"a":[83,89],"function":[84],"size":[87],"number":[90],"partitions":[93],"proposed":[95],"verified":[97],"using":[98],"CACTI":[99],"simulation.":[100]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}