{"id":"https://openalex.org/W2008345342","doi":"https://doi.org/10.1109/3dic.2013.6702326","title":"High-speed and low-power 2.5D I/O circuits for memory-logic-integration by through-silicon interposer","display_name":"High-speed and low-power 2.5D I/O circuits for memory-logic-integration by through-silicon interposer","publication_year":2013,"publication_date":"2013-10-01","ids":{"openalex":"https://openalex.org/W2008345342","doi":"https://doi.org/10.1109/3dic.2013.6702326","mag":"2008345342"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2013.6702326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100727959","display_name":"Jiacheng Wang","orcid":"https://orcid.org/0000-0003-1252-8761"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Jiacheng Wang","raw_affiliation_strings":["ERI@N, Nanyang Technological University, Singapore","Interdiscipl. Grad. Sch., Nanyang Technol. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"ERI@N, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Interdiscipl. Grad. Sch., Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063433812","display_name":"Shunli Ma","orcid":"https://orcid.org/0000-0002-2737-9845"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["CN","SG"],"is_corresponding":false,"raw_author_name":"Shunli Ma","raw_affiliation_strings":["School of EEE, Nanyang Technological Univerisy, Singapore","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"School of EEE, Nanyang Technological Univerisy, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110449371","display_name":"P Manoj","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"P. D. Sai Manoj","raw_affiliation_strings":["Nanyang Technological University, Singapore, Singapore, SG","Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore, Singapore, SG","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103045172","display_name":"Mingbin Yu","orcid":"https://orcid.org/0000-0002-2360-7089"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]},{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Mingbin Yu","raw_affiliation_strings":["A*STAR, Institute of Microelectronics, Singapore","[Inst. of Microelectron., A*STAR, Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"A*STAR, Institute of Microelectronics, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]},{"raw_affiliation_string":"[Inst. of Microelectron., A*STAR, Singapore, Singapore]","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090054314","display_name":"Roshan Weerasekera","orcid":"https://orcid.org/0000-0002-6287-2731"},"institutions":[{"id":"https://openalex.org/I4210090209","display_name":"Institute of Microelectronics","ror":"https://ror.org/009rw8n36","country_code":"SG","type":"facility","lineage":["https://openalex.org/I115228651","https://openalex.org/I4210090209","https://openalex.org/I91275662"]},{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Roshan Weerasekera","raw_affiliation_strings":["A*STAR, Institute of Microelectronics, Singapore","[Inst. of Microelectron., A*STAR, Singapore, Singapore]"],"affiliations":[{"raw_affiliation_string":"A*STAR, Institute of Microelectronics, Singapore","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]},{"raw_affiliation_string":"[Inst. of Microelectron., A*STAR, Singapore, Singapore]","institution_ids":["https://openalex.org/I4210090209","https://openalex.org/I115228651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100432170","display_name":"Hao Yu","orcid":"https://orcid.org/0000-0001-8747-3203"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hao Yu","raw_affiliation_strings":["School of EEE, Nanyang Technological Univerisy, Singapore","Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore"],"affiliations":[{"raw_affiliation_string":"School of EEE, Nanyang Technological Univerisy, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Sch. of EEE, Nanyang Technol. Univ., Singapore, , Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100727959"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":2.4038,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89446828,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"40","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6821272373199463},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.5981780886650085},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5291279554367065},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4172281324863434},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4145171344280243},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4133342504501343},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3991154730319977},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.30964070558547974},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21585765480995178},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2023257315158844},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16979995369911194}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6821272373199463},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.5981780886650085},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5291279554367065},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4172281324863434},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4145171344280243},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4133342504501343},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3991154730319977},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.30964070558547974},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21585765480995178},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2023257315158844},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16979995369911194},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/3dic.2013.6702326","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2013.6702326","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International 3D Systems Integration Conference (3DIC)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/057c89e4-6239-4e1c-a28f-fbbedf8534bf","is_oa":false,"landing_page_url":"https://hdl.handle.net/1983/057c89e4-6239-4e1c-a28f-fbbedf8534bf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wang, J, Ma, S, Manoj, P D S, Yu, M, Weerasekera, R & Yu, H 2013, High-speed and low-power 2.5D I/O circuits for memory-logic-integration by through-silicon interposer. in 2013 IEEE International 3D Systems Integration Conference (3DIC). pp. 1-4. https://doi.org/10.1109/3DIC.2013.6702326","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/057c89e4-6239-4e1c-a28f-fbbedf8534bf","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/057c89e4-6239-4e1c-a28f-fbbedf8534bf","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wang, J, Ma, S, Manoj, P D S, Yu, M, Weerasekera, R & Yu, H 2013, High-speed and low-power 2.5D I/O circuits for memory-logic-integration by through-silicon interposer. in 2013 IEEE International 3D Systems Integration Conference (3DIC). pp. 1-4. https://doi.org/10.1109/3DIC.2013.6702326","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321026","display_name":"Ministry of Earth Sciences","ror":"https://ror.org/013cf5k59"},{"id":"https://openalex.org/F4320322724","display_name":"Ministry of Education, India","ror":"https://ror.org/048xjjh50"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1974420955","https://openalex.org/W2002435556","https://openalex.org/W2003872487","https://openalex.org/W2015912445","https://openalex.org/W2041403103","https://openalex.org/W2047552897","https://openalex.org/W2104844464","https://openalex.org/W2107304970","https://openalex.org/W2108034570","https://openalex.org/W2128588321","https://openalex.org/W2131583913","https://openalex.org/W6651221883"],"related_works":["https://openalex.org/W2109445684","https://openalex.org/W2116642701","https://openalex.org/W2160628748","https://openalex.org/W2146350249","https://openalex.org/W2171147182","https://openalex.org/W1518361573","https://openalex.org/W2075657935","https://openalex.org/W1517303529","https://openalex.org/W4377703816","https://openalex.org/W1608430564"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"two":[3],"high-speed":[4],"and":[5,20,46,71,100,109,126,134],"low-power":[6,143],"I/O":[7,39],"circuits":[8],"are":[9],"developed":[10],"using":[11],"through-silicon-interposer":[12],"(TSI)":[13],"for":[14],"2.5D":[15],"integration":[16],"of":[17,33],"multi-core":[18],"processor":[19],"memory":[21],"in":[22,67,77],"65":[23],"nm":[24],"CMOS":[25],"process.":[26],"For":[27],"a":[28,42,51,62,72],"3":[29],"mm":[30],"TSI":[31],"interconnection":[32],"transmission":[34],"line":[35],"(T-line),":[36],"the":[37,47,57,68,78,83,88],"first":[38],"circuit":[40,64],"is":[41,50,65,75],"low-voltage-differential-signal":[43],"(LVDS)":[44],"buffer":[45,90,116],"second":[48],"one":[49],"current-mode-logic":[52],"(CML)":[53],"buffer.":[54,80],"To":[55],"compensate":[56],"high-frequency":[58],"loss":[59],"from":[60],"T-line,":[61],"pre-emphasis":[63],"deployed":[66,76],"LVDS":[69,89],"buffer,":[70],"wide-band":[73],"inductor-matching":[74],"CML":[79,115],"Based":[81],"on":[82],"post":[84],"layout":[85],"simulation":[86],"results,":[87],"can":[91,117],"achieve":[92,118],"360":[93],"mV":[94,120],"peak-to-peak":[95,121],"differential":[96,122],"output":[97,123],"signal":[98,124],"swing":[99,125],"563":[101],"fs":[102,128],"cycle-to-cycle":[103],"jitter":[104,129],"with":[105,130],"10":[106],"Gb/s":[107,132],"bandwidth":[108],"4.8":[110],"mW":[111],"power":[112],"consumption.":[113],"The":[114],"240":[119],"453":[127],"12.8":[131],"data-rate":[133],"1.6":[135],"mA":[136],"current":[137],"consumption":[138],"under":[139],"0.6":[140],"V":[141],"ultra":[142],"supply.":[144]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}