{"id":"https://openalex.org/W1971590811","doi":"https://doi.org/10.1109/3dic.2012.6263031","title":"A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers","display_name":"A middle-grain circuit partitioning strategy for 3-D integrated floating-point multipliers","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W1971590811","doi":"https://doi.org/10.1109/3dic.2012.6263031","mag":"1971590811"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2012.6263031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2012.6263031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074517992","display_name":"Jubee Tada","orcid":null},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jubee Tada","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan","institution_ids":["https://openalex.org/I112524849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033954091","display_name":"Ryusuke Egawa","orcid":"https://orcid.org/0000-0001-8966-867X"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I1319490839","https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryusuke Egawa","raw_affiliation_strings":["JST-CREST, Tokyo, Japan","Research Division on Supercomputing Sysytems, Cyberscience Center, University of Tohoku, Sendai, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JST-CREST, Tokyo, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"Research Division on Supercomputing Sysytems, Cyberscience Center, University of Tohoku, Sendai, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084634381","display_name":"Kazushige Kawai","orcid":null},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazushige Kawai","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan","institution_ids":["https://openalex.org/I112524849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059505921","display_name":"Hiroaki Kobayashi","orcid":"https://orcid.org/0000-0001-6705-9515"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I1319490839","https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Kobayashi","raw_affiliation_strings":["JST-CREST, Tokyo, Japan","Research Division on Supercomputing Sysytems, Cyberscience Center, University of Tohoku, Sendai, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"JST-CREST, Tokyo, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"Research Division on Supercomputing Sysytems, Cyberscience Center, University of Tohoku, Sendai, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026834719","display_name":"G. Goto","orcid":null},"institutions":[{"id":"https://openalex.org/I112524849","display_name":"Yamagata University","ror":"https://ror.org/00xy44n04","country_code":"JP","type":"education","lineage":["https://openalex.org/I112524849"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Gensuke Goto","raw_affiliation_strings":["Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Engineering, Yamagata University, Yonezawa, Japan","institution_ids":["https://openalex.org/I112524849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9840999841690063,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.7069941759109497},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5998578667640686},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5725507736206055},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.48936575651168823},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.4757356643676758},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4605966806411743},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4453733563423157},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4431096911430359},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.41897082328796387},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4182986617088318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23240387439727783},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17935866117477417},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17584261298179626},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1703113317489624}],"concepts":[{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.7069941759109497},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5998578667640686},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5725507736206055},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.48936575651168823},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.4757356643676758},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4605966806411743},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4453733563423157},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4431096911430359},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.41897082328796387},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4182986617088318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23240387439727783},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17935866117477417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17584261298179626},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1703113317489624},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2012.6263031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2012.6263031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3009028033","display_name":"Innovative 3D Design for the New Generation Vector Microarchitecture","funder_award_id":"22300013","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"},{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1604826642","https://openalex.org/W1971966678","https://openalex.org/W1996191556","https://openalex.org/W2016520451","https://openalex.org/W2023264348","https://openalex.org/W2043443161","https://openalex.org/W2046574526","https://openalex.org/W2086716781","https://openalex.org/W2103227834","https://openalex.org/W2103398239","https://openalex.org/W2106240397","https://openalex.org/W2106554902","https://openalex.org/W2113921965","https://openalex.org/W2130418369","https://openalex.org/W2139730616","https://openalex.org/W2141104258","https://openalex.org/W2143807959","https://openalex.org/W3148607552","https://openalex.org/W4230375614","https://openalex.org/W6636304122"],"related_works":["https://openalex.org/W4389672975","https://openalex.org/W1965232212","https://openalex.org/W2109207559","https://openalex.org/W1987513258","https://openalex.org/W1963851171","https://openalex.org/W2134664711","https://openalex.org/W1974416117","https://openalex.org/W2159651504","https://openalex.org/W2168458994","https://openalex.org/W2086919462"],"abstract_inverted_index":{"Three-dimensional":[0],"(3-D)":[1],"integration":[2],"technologies":[3],"have":[4],"been":[5],"expected":[6],"to":[7,39,78,105],"overcome":[8],"the":[9,41,68,75,95,106],"limitations":[10],"of":[11,43,70],"conventional":[12],"microprocessors,":[13],"which":[14,92],"integrated":[15,31,45,54,89],"by":[16,94],"two-dimensional":[17],"(2-D)":[18],"implementation":[19],"technologies.":[20],"This":[21],"paper":[22],"focuses":[23],"on":[24],"a":[25],"circuit":[26,32,49,97],"partitioning":[27,50,98],"strategy":[28,51,66,99],"for":[29,52],"3-D":[30,44,53,88],"designs,":[33],"because":[34],"it":[35],"plays":[36],"important":[37],"roles":[38],"exploit":[40],"potential":[42],"circuits.":[46],"A":[47,86],"middle-grain":[48],"floating-point":[55,90],"multipliers":[56],"is":[57],"proposed":[58,65,96],"and":[59,73],"evaluated":[60],"in":[61],"this":[62],"paper.":[63],"The":[64],"equalizes":[67],"area":[69],"each":[71],"layer":[72],"avoids":[74],"critical":[76],"path":[77],"across":[79],"different":[80],"layers":[81],"as":[82,84],"much":[83],"possible":[85],"double-precision":[87],"multiplier":[91],"designed":[93],"achieves":[100],"42%":[101],"delay":[102],"reduction":[103],"compared":[104],"2-D":[107],"implementation.":[108]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}