{"id":"https://openalex.org/W2018749920","doi":"https://doi.org/10.1109/3dic.2012.6263030","title":"3D floorplanning considering vertically aligned rectilinear modules using T<sup>∗</sup>-tree","display_name":"3D floorplanning considering vertically aligned rectilinear modules using T<sup>∗</sup>-tree","publication_year":2012,"publication_date":"2012-01-01","ids":{"openalex":"https://openalex.org/W2018749920","doi":"https://doi.org/10.1109/3dic.2012.6263030","mag":"2018749920"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2012.6263030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2012.6263030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081130049","display_name":"Artur Quiring","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Artur Quiring","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109379535","display_name":"Marc Lindenberg","orcid":null},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marc Lindenberg","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010238994","display_name":"Markus Olbrich","orcid":"https://orcid.org/0000-0001-9851-5982"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Olbrich","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057367287","display_name":"Erich Barke","orcid":"https://orcid.org/0000-0001-5744-2940"},"institutions":[{"id":"https://openalex.org/I114112103","display_name":"Leibniz University Hannover","ror":"https://ror.org/0304hq317","country_code":"DE","type":"education","lineage":["https://openalex.org/I114112103"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Erich Barke","raw_affiliation_strings":["Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Hanover, Germany","institution_ids":["https://openalex.org/I114112103"]},{"raw_affiliation_string":"Institute of Microelectronic Systems, Leibniz Universit\u00e4t Hannover, Appelstra\u00dfe 4, 30167, Hannover, Germany","institution_ids":["https://openalex.org/I114112103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7495,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74127239,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"19","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9457641839981079},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.6944129467010498},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5882801413536072},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5861020684242249},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5608277320861816},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5368199348449707},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5270215272903442},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5017204284667969},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49006569385528564},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4430772364139557},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43587926030158997},{"id":"https://openalex.org/keywords/tree-structure","display_name":"Tree structure","score":0.4128715693950653},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41153183579444885},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3824346661567688},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.315364807844162},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28181692957878113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21951568126678467},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.17082399129867554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15820178389549255},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10482171177864075},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08013907074928284},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.07013198733329773}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9457641839981079},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.6944129467010498},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5882801413536072},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5861020684242249},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5608277320861816},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5368199348449707},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5270215272903442},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5017204284667969},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49006569385528564},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4430772364139557},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43587926030158997},{"id":"https://openalex.org/C163797641","wikidata":"https://www.wikidata.org/wiki/Q2067937","display_name":"Tree structure","level":3,"score":0.4128715693950653},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41153183579444885},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3824346661567688},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.315364807844162},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28181692957878113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21951568126678467},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.17082399129867554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15820178389549255},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10482171177864075},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08013907074928284},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.07013198733329773},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2012.6263030","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2012.6263030","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1497138450","https://openalex.org/W1541633348","https://openalex.org/W1987148009","https://openalex.org/W2024060531","https://openalex.org/W2100486226","https://openalex.org/W2100740271","https://openalex.org/W2114772983","https://openalex.org/W2115715803","https://openalex.org/W2121250334","https://openalex.org/W2131475203","https://openalex.org/W2141104258","https://openalex.org/W2143034719","https://openalex.org/W2154718265","https://openalex.org/W2161137937","https://openalex.org/W4243738487","https://openalex.org/W6629837845","https://openalex.org/W6825124460"],"related_works":["https://openalex.org/W2115502122","https://openalex.org/W4249576260","https://openalex.org/W2903741759","https://openalex.org/W4388721364","https://openalex.org/W2353155791","https://openalex.org/W2144917103","https://openalex.org/W2138401961","https://openalex.org/W4321510758","https://openalex.org/W4389672975","https://openalex.org/W4391382037"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1,63],"circuits":[2,64],"gain":[3],"more":[4,6,120],"and":[5,15,35],"attention":[7],"due":[8],"to":[9,32,111,118],"their":[10,16],"benefits":[11],"in":[12,38,83],"wirelength":[13],"reduction":[14],"potential":[17],"for":[18,123],"heterogeneous":[19],"integration":[20],"of":[21,61,74,94],"systems":[22],"on":[23,45],"a":[24,51,98],"chip.":[25],"Besides":[26],"the":[27,59,75,80,107],"advantages":[28],"they":[29],"also":[30,116],"lead":[31],"new":[33,52,76],"challenges":[34],"increasing":[36],"complexity":[37],"designing":[39],"such":[40,47],"systems.":[41,48],"This":[42],"paper":[43],"focuses":[44],"floorplanning":[46],"It":[49,114],"describes":[50],"data":[53],"structure":[54],"called":[55],"T*-tree":[56,77,108],"which":[57,91],"enables":[58],"design":[60],"three-dimensional":[62,124],"considering":[65],"vertically":[66],"aligned":[67],"rectilinear":[68],"2D":[69],"modules.":[70],"The":[71],"problem":[72],"formulation":[73],"differs":[78],"from":[79],"T-tree":[81],"proposed":[82],"[1].":[84],"Furthermore,":[85],"an":[86],"optimization":[87],"algorithm":[88],"is":[89,92,109,115],"presented":[90],"aware":[93],"fixed-outline":[95],"constraints":[96],"using":[97],"longest":[99],"path":[100],"based":[101],"method.":[102],"Experimental":[103],"results":[104],"show":[105],"that":[106],"competitive":[110],"other":[112],"approaches.":[113],"able":[117],"consider":[119],"appropriate":[121],"modules":[122],"integration.":[125]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}