{"id":"https://openalex.org/W2092137316","doi":"https://doi.org/10.1109/3dic.2009.5306596","title":"Development of Functionally innovative 3D-Integrated Circuit (Dream Chip) technology / High-Density 3D-Integration Technology for Multifunctional Devices","display_name":"Development of Functionally innovative 3D-Integrated Circuit (Dream Chip) technology / High-Density 3D-Integration Technology for Multifunctional Devices","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2092137316","doi":"https://doi.org/10.1109/3dic.2009.5306596","mag":"2092137316"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033427895","display_name":"Morihiro Kada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127336","display_name":"Association of Super-Advanced Electronics","ror":"https://ror.org/0292ym357","country_code":"JP","type":"other","lineage":["https://openalex.org/I4210127336"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Morihiro Kada","raw_affiliation_strings":["3D-Integration Technology Research Department, ASET (Association of Super-Advanced Electronics Technologies), Chou, Tokyo, Japan","3D-Integration Technology Research Department, Association of Super-Advanced Electronics Technologies (ASET), Tokyo Dia Building(No.18F) 1-28-38, Shinkawa, Chou-ku, 104-0033, Japan"],"affiliations":[{"raw_affiliation_string":"3D-Integration Technology Research Department, ASET (Association of Super-Advanced Electronics Technologies), Chou, Tokyo, Japan","institution_ids":["https://openalex.org/I4210127336"]},{"raw_affiliation_string":"3D-Integration Technology Research Department, Association of Super-Advanced Electronics Technologies (ASET), Tokyo Dia Building(No.18F) 1-28-38, Shinkawa, Chou-ku, 104-0033, Japan","institution_ids":["https://openalex.org/I4210127336"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5033427895"],"corresponding_institution_ids":["https://openalex.org/I4210127336"],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.62847628,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.870199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.870199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6422374844551086},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.6298966407775879},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5538554787635803},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5258417725563049},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5117880702018738},{"id":"https://openalex.org/keywords/technology-development","display_name":"Technology development","score":0.48018160462379456},{"id":"https://openalex.org/keywords/wafer-bonding","display_name":"Wafer bonding","score":0.4569239616394043},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4532814621925354},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4256821870803833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3533281683921814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3269888162612915},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3227890431880951},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.3037636876106262},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.2815138101577759},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.23378410935401917},{"id":"https://openalex.org/keywords/etching","display_name":"Etching (microfabrication)","score":0.15590837597846985}],"concepts":[{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6422374844551086},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.6298966407775879},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5538554787635803},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5258417725563049},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5117880702018738},{"id":"https://openalex.org/C2988118331","wikidata":"https://www.wikidata.org/wiki/Q276099","display_name":"Technology development","level":2,"score":0.48018160462379456},{"id":"https://openalex.org/C2779133538","wikidata":"https://www.wikidata.org/wiki/Q677010","display_name":"Wafer bonding","level":3,"score":0.4569239616394043},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4532814621925354},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4256821870803833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3533281683921814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3269888162612915},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3227890431880951},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.3037636876106262},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.2815138101577759},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.23378410935401917},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.15590837597846985},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2009.5306596","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6000000238418579,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2148162397"],"related_works":["https://openalex.org/W2011182927","https://openalex.org/W2310189477","https://openalex.org/W2042694550","https://openalex.org/W2543304869","https://openalex.org/W2088407355","https://openalex.org/W2002219888","https://openalex.org/W2016970881","https://openalex.org/W2043694425","https://openalex.org/W1990828594","https://openalex.org/W2333804548"],"abstract_inverted_index":{"In":[0,20],"the":[1,21],"NEDO":[2],"ldquoDream":[3],"Chip":[4],"Projectrdquo,":[5],"ASET":[6],"has":[7],"been":[8],"entrusted":[9],"a":[10],"project":[11,24],"for":[12,17,32],"developing,":[13],"ldquoHigh-Density":[14],"3D-Integration":[15],"Technology":[16],"Multifunctional":[18],"Devicesrdquo.":[19],"five":[22],"year":[23],"from":[25],"2008":[26],"to":[27],"2012,":[28],"development":[29,44],"on":[30,45],"technologies":[31],"design":[33],"environment,":[34],"interposer,":[35],"chip":[36],"test,":[37],"cooling":[38],"and":[39,43,48],"stacking/bonding,":[40],"thin":[41],"wafer,":[42],"demonstration":[46],"device":[47],"process":[49],"are":[50],"being":[51],"performed.":[52]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}