{"id":"https://openalex.org/W2154350417","doi":"https://doi.org/10.1109/3dic.2009.5306593","title":"3-D memory organization and performance analysis for multi-processor network-on-chip architecture","display_name":"3-D memory organization and performance analysis for multi-processor network-on-chip architecture","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2154350417","doi":"https://doi.org/10.1109/3dic.2009.5306593","mag":"2154350417"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017959153","display_name":"Awet Yemane Weldezion","orcid":null},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Awet Yemane Weldezion","raw_affiliation_strings":["School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072973899","display_name":"Zhonghai Lu","orcid":"https://orcid.org/0000-0003-0061-3475"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Zhonghai Lu","raw_affiliation_strings":["School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090054314","display_name":"Roshan Weerasekera","orcid":"https://orcid.org/0000-0002-6287-2731"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Roshan Weerasekera","raw_affiliation_strings":["Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK"],"affiliations":[{"raw_affiliation_string":"Centre of Microsystems Engineering, Department of Engineering, Lancaster University, Lancaster, UK","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003371230","display_name":"Hannu Tenhunen","orcid":"https://orcid.org/0000-0003-1959-6513"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Hannu Tenhunen","raw_affiliation_strings":["School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Technologies, Department of Electronics, Computer, and Software Systems, KTH Royal Institute of Technology, Kista, Sweden","institution_ids":["https://openalex.org/I86987016"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017959153"],"corresponding_institution_ids":["https://openalex.org/I86987016"],"apc_list":null,"apc_paid":null,"fwci":4.3683,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.94860729,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7608002424240112},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5707587003707886},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5397617816925049},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4804127514362335},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.47179168462753296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4713297188282013},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4651504456996918},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.46387872099876404},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4553565979003906},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4481043219566345},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42324525117874146},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42223218083381653},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.39282602071762085},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2768111824989319},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2642297148704529},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.0927632749080658}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7608002424240112},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5707587003707886},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5397617816925049},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4804127514362335},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.47179168462753296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4713297188282013},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4651504456996918},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.46387872099876404},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4553565979003906},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4481043219566345},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42324525117874146},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42223218083381653},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.39282602071762085},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2768111824989319},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2642297148704529},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0927632749080658},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/3dic.2009.5306593","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306593","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/33925ba7-0f39-46eb-8924-03290eb57864","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/33925ba7-0f39-46eb-8924-03290eb57864","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Weldezion, A Y, Lu, Z, Weerasekera, R & Tenhunen, H 2009, 3-D memory organization and performance analysis for multi-processor network-on-chip architecture. in 2009 IEEE International Conference on 3D System Integration. pp. 1-7. https://doi.org/10.1109/3DIC.2009.5306593","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.4399999976158142}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320338370","display_name":"FP7 Information and Communication Technologies","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W166618096","https://openalex.org/W173866309","https://openalex.org/W1513239528","https://openalex.org/W1548168045","https://openalex.org/W1768946376","https://openalex.org/W2038892414","https://openalex.org/W2109966220","https://openalex.org/W2133937833","https://openalex.org/W2150007674","https://openalex.org/W6637818181"],"related_works":["https://openalex.org/W2041174925","https://openalex.org/W2155373950","https://openalex.org/W4285245242","https://openalex.org/W1993089791","https://openalex.org/W2782503170","https://openalex.org/W1569262345","https://openalex.org/W2044064773","https://openalex.org/W2092457820","https://openalex.org/W2047684617","https://openalex.org/W2098405901"],"abstract_inverted_index":{"Several":[0],"forms":[1],"of":[2],"processor":[3],"memory":[4,14,39,60],"organizations":[5],"have":[6],"been":[7],"in":[8,42,88,103],"use":[9],"to":[10,97],"optimally":[11],"access":[12],"off-chip":[13],"systems":[15],"mainly":[16],"the":[17,26,99],"hard":[18],"disk":[19],"drives":[20,29],"(HDD).":[21],"Recent":[22],"trends":[23],"show":[24],"that":[25],"solid":[27],"state":[28],"(SSD)":[30],"such":[31],"as":[32,51],"flash":[33],"memories":[34],"replacing":[35],"HDDs":[36],"and":[37,62,65,82,105],"multi-processor":[38],"system":[40],"realized":[41],"a":[43,52],"single":[44],"3-D":[45,91],"structure":[46],"with":[47],"network-on-chip":[48],"(NOC)":[49],"architecture":[50,102],"communication":[53],"medium.":[54],"This":[55],"paper":[56],"discusses":[57],"high":[58],"level":[59],"organization":[61],"architectural":[63],"modeling":[64],"simulation":[66],"based":[67],"on":[68],"3D":[69],"NOC.":[70],"A":[71],"comparative":[72],"analysis":[73],"among":[74],"several":[75],"models":[76],"including":[77],"Dance-hall,":[78],"Sandwich,":[79],"Terminal,":[80],"Per-layer":[81],"mixed":[83],"architectures":[84],"is":[85],"done.":[86],"Simulations":[87],"cycle":[89],"accurate":[90],"NOC":[92],"VHDL":[93],"model":[94],"are":[95],"done":[96],"evaluate":[98],"performance":[100],"each":[101],"uniform":[104],"local":[106],"traffic":[107],"patterns.":[108]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}