{"id":"https://openalex.org/W2163712077","doi":"https://doi.org/10.1109/3dic.2009.5306589","title":"IC-package co-design and analysis for 3D-IC designs","display_name":"IC-package co-design and analysis for 3D-IC designs","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2163712077","doi":"https://doi.org/10.1109/3dic.2009.5306589","mag":"2163712077"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024983309","display_name":"Thomas Whipple","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Thomas Whipple","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047739248","display_name":"Taranjit Kukal","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taranjit Kukal","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009714582","display_name":"Keith Felton","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keith Felton","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040118351","display_name":"Vassilios Gerousis","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vassilios Gerousis","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5024983309"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7362285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10783","display_name":"Additive Manufacturing and 3D Printing Technologies","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/2203","display_name":"Automotive Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.6854422092437744},{"id":"https://openalex.org/keywords/package-design","display_name":"Package design","score":0.6537840366363525},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.6061167120933533},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.5944793224334717},{"id":"https://openalex.org/keywords/package-on-package","display_name":"Package on package","score":0.5683938264846802},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5659993290901184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.565544068813324},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5538663268089294},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5510118007659912},{"id":"https://openalex.org/keywords/quad-flat-no-leads-package","display_name":"Quad Flat No-leads package","score":0.47058477997779846},{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.4691806137561798},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.4662337005138397},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4561211168766022},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.449567973613739},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4461880922317505},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4293113648891449},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.42422911524772644},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4163595139980316},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.33812153339385986},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3195822238922119},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3000717759132385},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.2744704484939575},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.2485550343990326},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.2314009666442871},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21397805213928223},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.18347114324569702},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1311810314655304},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.10828208923339844},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10616058111190796},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09118708968162537}],"concepts":[{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.6854422092437744},{"id":"https://openalex.org/C3020349426","wikidata":"https://www.wikidata.org/wiki/Q207822","display_name":"Package design","level":2,"score":0.6537840366363525},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.6061167120933533},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.5944793224334717},{"id":"https://openalex.org/C184788189","wikidata":"https://www.wikidata.org/wiki/Q130652","display_name":"Package on package","level":4,"score":0.5683938264846802},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5659993290901184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.565544068813324},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5538663268089294},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5510118007659912},{"id":"https://openalex.org/C162877825","wikidata":"https://www.wikidata.org/wiki/Q2121809","display_name":"Quad Flat No-leads package","level":4,"score":0.47058477997779846},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.4691806137561798},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.4662337005138397},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4561211168766022},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.449567973613739},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4461880922317505},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4293113648891449},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.42422911524772644},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4163595139980316},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.33812153339385986},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3195822238922119},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3000717759132385},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.2744704484939575},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.2485550343990326},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.2314009666442871},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21397805213928223},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.18347114324569702},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1311810314655304},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.10828208923339844},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10616058111190796},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09118708968162537},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C68928338","wikidata":"https://www.wikidata.org/wiki/Q131790","display_name":"Adhesive","level":3,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C165013422","wikidata":"https://www.wikidata.org/wiki/Q4388382","display_name":"Wafer dicing","level":3,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2009.5306589","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306589","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1987131925","https://openalex.org/W2046574526","https://openalex.org/W2122909261","https://openalex.org/W4244170660"],"related_works":["https://openalex.org/W2319086470","https://openalex.org/W2263926683","https://openalex.org/W2539834997","https://openalex.org/W1999811912","https://openalex.org/W4234040762","https://openalex.org/W1891490252","https://openalex.org/W2002099348","https://openalex.org/W2036834788","https://openalex.org/W4385893391","https://openalex.org/W2322680944"],"abstract_inverted_index":{"The":[0],"implementation":[1],"of":[2,19,23,46,65,117,138,144,159,171,177,184,189],"a":[3,17,26,34,118],"3D":[4],"IC":[5,152],"is":[6,124],"typically":[7],"accomplished":[8],"by":[9],"multiple":[10,14,47],"design":[11,20,99,104,116,170],"teams,":[12],"in":[13,52,80,97,175],"geographies,":[15],"using":[16],"variety":[18],"tools.":[21],"Types":[22],"designs":[24,42],"include":[25,43],"simple":[27],"package,":[28],"with":[29,56],"an":[30,62,68],"analog":[31,48],"die":[32,36,44,70],"and":[33,39,77,92,102,140,153,162,168,191],"digital":[35,50],"placed":[37],"side-by-side":[38],"more":[40],"complex":[41],"stacks":[45],"or":[49,85],"dies":[51],"face-to-face":[53],"configurations":[54],"connecting":[55],"micro":[57],"bumps.":[58],"Through-silicon-vias":[59],"(TSV's)":[60],"provide":[61,87],"extra":[63],"level":[64],"complexity":[66],"allowing":[67],"individual":[69],"to":[71,73,134],"connect":[72,135],"the":[74,81,114,136,157,172,178],"component":[75,160],"below":[76],"above":[78,123],"it":[79],"stack.":[82],"Interposers":[83],"(silicon":[84],"organic)":[86],"greater":[88],"functional":[89],"density,":[90],"performance,":[91],"reduced":[93],"cost.":[94],"Also":[95],"used":[96],"3D-IC":[98,119,173,185],"are":[100,129],"package-in-package,":[101],"package-on-package":[103],"styles.":[105],"This":[106],"paper":[107],"discusses":[108],"five":[109,127],"key":[110],"ingredients":[111],"necessary":[112],"for":[113],"successful":[115],"regardless":[120],"which":[121],"method":[122],"used.":[125],"These":[126],"items":[128],"(i)":[130],"logical":[131,192],"system-level":[132],"integration":[133],"system":[137,174,182],"ICs":[139],"packages,":[141],"including":[142],"support":[143],"layout-vs-schematic":[145],"(LVS)":[146],"checks":[147],"(ii)":[148],"physical":[149,190],"co-design":[150],"across":[151],"package":[154,179],"boundaries":[155],"through":[156],"sharing":[158],"abstracts":[161],"cross-fabric":[163],"functionality":[164],"(iii)":[165],"timing,":[166],"power,":[167],"thermal-based":[169],"context":[176],"(iv)":[180],"package-aware":[181],"simulation":[183],"circuitry":[186],"(v)":[187],"management":[188],"engineering":[193],"change":[194],"orders":[195],"(ECO's).":[196]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}