{"id":"https://openalex.org/W2122989654","doi":"https://doi.org/10.1109/3dic.2009.5306586","title":"A tileable switch module architecture for homogeneous 3D FPGAs","display_name":"A tileable switch module architecture for homogeneous 3D FPGAs","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2122989654","doi":"https://doi.org/10.1109/3dic.2009.5306586","mag":"2122989654"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028222471","display_name":"Seyyed Ahmad Razavi","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Seyyed Ahmad Razavi","raw_affiliation_strings":["Amirkabir University of Technology\uc2a0, Tehran, Iran","Amirkabir University of Technology, Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Amirkabir University of Technology, Tehran, IRAN","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075732511","display_name":"Morteza Saheb Zamani","orcid":"https://orcid.org/0000-0002-0826-1091"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Morteza Saheb Zamani","raw_affiliation_strings":["Amirkabir University of Technology\uc2a0, Tehran, Iran","Amirkabir University of Technology, Tehran, IRAN"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Amirkabir University of Technology, Tehran, IRAN","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013257804","display_name":"Kia Bazargan","orcid":"https://orcid.org/0000-0003-3624-7366"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kia Bazargan","raw_affiliation_strings":["University of Minnesota, Minneapolis, MI, USA","University of Minnesota, Minneapolis, , USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, Minneapolis, MI, USA","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"University of Minnesota, Minneapolis, , USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028222471"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":2.0935,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.87786986,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8659212589263916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6447951793670654},{"id":"https://openalex.org/keywords/disjoint-sets","display_name":"Disjoint sets","score":0.5745187997817993},{"id":"https://openalex.org/keywords/homogeneous","display_name":"Homogeneous","score":0.5364025235176086},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5003559589385986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4676954746246338},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.43953707814216614},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4262518584728241},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4003019332885742},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34240663051605225},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3358544111251831},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3339216113090515},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11107608675956726},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09494644403457642}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8659212589263916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6447951793670654},{"id":"https://openalex.org/C45340560","wikidata":"https://www.wikidata.org/wiki/Q215382","display_name":"Disjoint sets","level":2,"score":0.5745187997817993},{"id":"https://openalex.org/C66882249","wikidata":"https://www.wikidata.org/wiki/Q169336","display_name":"Homogeneous","level":2,"score":0.5364025235176086},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5003559589385986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4676954746246338},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.43953707814216614},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4262518584728241},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4003019332885742},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34240663051605225},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3358544111251831},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3339216113090515},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11107608675956726},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09494644403457642},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2009.5306586","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2057027737","https://openalex.org/W2095841863","https://openalex.org/W2139637699","https://openalex.org/W2154014710","https://openalex.org/W2157890680","https://openalex.org/W2170034300","https://openalex.org/W4242608849","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2197466303","https://openalex.org/W2046817858","https://openalex.org/W1972395546","https://openalex.org/W2052520871","https://openalex.org/W2534453537","https://openalex.org/W2268234156","https://openalex.org/W2170906710","https://openalex.org/W2170504327","https://openalex.org/W2526300902"],"abstract_inverted_index":{"3D":[0,38,43,74],"technology":[1],"is":[2],"an":[3],"attractive":[4],"solution":[5],"for":[6,42],"reducing":[7],"wirelength":[8],"in":[9,23,54,64],"a":[10,30],"field":[11],"programmable":[12],"gate":[13],"array":[14],"(FPGA).":[15],"However,":[16],"trough":[17],"silicon":[18],"vias":[19],"(TSV)":[20],"are":[21],"limited":[22],"number.":[24],"In":[25],"this":[26],"paper,":[27],"we":[28],"propose":[29],"tilable":[31],"switch":[32,40],"module":[33,41],"architecture":[34],"based":[35],"on":[36,59],"the":[37,55,72],"disjoint":[39,75],"FPGAs.":[44],"Experimental":[45],"results":[46],"over":[47],"20":[48],"MCNC":[49],"benchmarks":[50],"show":[51],"62%":[52],"reduction":[53],"number":[56],"of":[57],"TSVs":[58],"average":[60],"and":[61,68],"small":[62],"improvements":[63],"horizontal":[65],"channel":[66],"width":[67],"delay":[69],"compared":[70],"to":[71],"original":[73],"SM.":[76]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}