{"id":"https://openalex.org/W2108943417","doi":"https://doi.org/10.1109/3dic.2009.5306585","title":"The benefits of 3D networks-on-chip as shown with LDPC decoding","display_name":"The benefits of 3D networks-on-chip as shown with LDPC decoding","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2108943417","doi":"https://doi.org/10.1109/3dic.2009.5306585","mag":"2108943417"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110270765","display_name":"Christopher Mineo","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Christopher Mineo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000597593","display_name":"W. Rhett Davis","orcid":"https://orcid.org/0000-0002-9338-1441"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Rhett Davis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, North Carolina State University, USA]","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5110270765"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":0.6857,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.72791138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.7153018712997437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7098618745803833},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.6729544997215271},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6651948094367981},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5941206216812134},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5636667013168335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5359702110290527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5111871361732483},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4944798946380615},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.47462332248687744},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3438831567764282},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10445964336395264}],"concepts":[{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.7153018712997437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7098618745803833},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.6729544997215271},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6651948094367981},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5941206216812134},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5636667013168335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5359702110290527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5111871361732483},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4944798946380615},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.47462332248687744},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3438831567764282},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10445964336395264},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2009.5306585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6600000262260437,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W196877078","https://openalex.org/W1501077214","https://openalex.org/W1512510215","https://openalex.org/W2044348081","https://openalex.org/W2077556206","https://openalex.org/W2098825864","https://openalex.org/W2107301532","https://openalex.org/W2122337686","https://openalex.org/W2126259959","https://openalex.org/W2128765501","https://openalex.org/W2144962541","https://openalex.org/W2947000318","https://openalex.org/W3103339143","https://openalex.org/W3140968660","https://openalex.org/W3150157207","https://openalex.org/W4231436395","https://openalex.org/W4235990555"],"related_works":["https://openalex.org/W2360310172","https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W3198758847","https://openalex.org/W1966325333"],"abstract_inverted_index":{"In":[0],"this":[1],"work":[2],"we":[3],"describe":[4],"our":[5],"network-on-chip":[6],"(NoC)":[7],"simulator,":[8,30],"which":[9,31,56,101],"fills":[10],"the":[11,53,64,80],"gap":[12],"between":[13],"architectural":[14,54],"level":[15,18,27],"and":[16,37,92,96],"circuit":[17,47],"NoC":[19,29,42,81,87],"simulation.":[20,48],"The":[21],"core":[22],"is":[23,83],"a":[24,58,77,98],"fast,":[25],"high":[26],"transaction-based":[28],"accesses":[32],"carefully":[33],"compiled":[34],"power,":[35],"timing,":[36],"area":[38],"models":[39],"for":[40],"basic":[41],"components":[43],"built":[44],"from":[45],"detailed":[46,59],"It":[49],"makes":[50],"use":[51],"of":[52,66],"evaluator,":[55],"performs":[57],"global":[60],"interconnect":[61],"analysis":[62],"within":[63],"framework":[65],"industry-standard":[67],"design":[68,88],"tools.":[69],"Using":[70],"low":[71],"density":[72],"parity":[73],"check":[74],"decoding":[75],"as":[76],"test":[78],"vehicle,":[79],"simulator":[82],"used":[84],"in":[85],"an":[86],"study":[89],"comparing":[90],"2D":[91],"3D":[93],"integrated":[94],"circuits,":[95],"shows":[97],"method":[99],"by":[100],"on-chip":[102],"networks":[103],"can":[104],"be":[105],"optimized.":[106]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}