{"id":"https://openalex.org/W2169783318","doi":"https://doi.org/10.1109/3dic.2009.5306577","title":"Impacts of though-DRAM vias in 3D processor-DRAM integrated systems","display_name":"Impacts of though-DRAM vias in 3D processor-DRAM integrated systems","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2169783318","doi":"https://doi.org/10.1109/3dic.2009.5306577","mag":"2169783318"},"language":"en","primary_location":{"id":"doi:10.1109/3dic.2009.5306577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114860961","display_name":"Qi Wu","orcid":"https://orcid.org/0000-0002-2114-9037"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Qi Wu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006982370","display_name":"K. Rose","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ken Rose","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113691098","display_name":"Jian\u2010Qiang Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian-Qiang Lu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100378820","display_name":"Tong Zhang","orcid":"https://orcid.org/0000-0003-2477-7140"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tong Zhang","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5114860961"],"corresponding_institution_ids":["https://openalex.org/I165799507"],"apc_list":null,"apc_paid":null,"fwci":2.3926,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.89529605,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9706306457519531},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6997076869010925},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.651238739490509},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6056824326515198},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5297240614891052},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.44544002413749695},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4307917356491089},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3324289321899414},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2512913942337036},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15579435229301453},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.1436096727848053},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.12292012572288513}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9706306457519531},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6997076869010925},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.651238739490509},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6056824326515198},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5297240614891052},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.44544002413749695},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4307917356491089},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3324289321899414},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2512913942337036},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15579435229301453},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.1436096727848053},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.12292012572288513},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/3dic.2009.5306577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/3dic.2009.5306577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE International Conference on 3D System Integration","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W153321780","https://openalex.org/W1983096721","https://openalex.org/W1986697603","https://openalex.org/W1994128950","https://openalex.org/W2028641195","https://openalex.org/W2034879482","https://openalex.org/W2046574526","https://openalex.org/W2085280616","https://openalex.org/W2094915857","https://openalex.org/W2117816012","https://openalex.org/W2122636510","https://openalex.org/W2131413854","https://openalex.org/W2143807959","https://openalex.org/W3139689176","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W4386903460","https://openalex.org/W2516517078","https://openalex.org/W1992487929","https://openalex.org/W4297812927","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2536264121","https://openalex.org/W2900372418","https://openalex.org/W2342813629"],"abstract_inverted_index":{"As":[0],"a":[1,34,100,124,134],"promising":[2],"option":[3],"to":[4,42,76,79,108,128],"address":[5,92],"the":[6,25,44,84,109],"memory":[7],"wall":[8],"problem,":[9],"3D":[10],"processor-DRAM":[11],"integration":[12],"has":[13,73],"recently":[14],"received":[15],"many":[16],"attentions.":[17],"Since":[18],"DRAM":[19,63,85,111],"tiers":[20,86],"must":[21,32],"be":[22],"stacked":[23],"between":[24],"processor":[26,45],"tier":[27,46],"and":[28,47,51,65,87,118],"package":[29,48],"substrate,":[30],"we":[31,122],"fabricate":[33],"large":[35],"number":[36],"of":[37,137],"through-DRAM":[38,57,101],"through-silicon":[39],"vias":[40],"(TSVs)":[41],"connect":[43],"for":[49],"power":[50,68],"I/O":[52],"signal":[53],"delivery.":[54],"Although":[55],"such":[56],"TSVs":[58,82],"will":[59],"inevitably":[60],"interfere":[61],"with":[62],"design":[64,116,138],"induce":[66],"non-negligible":[67],"consumption":[69],"overhead,":[70],"little":[71],"research":[72],"been":[74],"done":[75],"study":[77],"how":[78],"allocate":[80],"these":[81],"on":[83],"analyze":[88],"their":[89],"impacts.":[90],"To":[91,113],"this":[93,96,115],"open":[94],"issue,":[95],"paper":[97],"first":[98],"presents":[99],"TSV":[102],"allocation":[103],"strategy":[104,117],"that":[105],"fits":[106],"well":[107],"regular":[110],"architecture.":[112],"demonstrate":[114],"evaluate":[119],"trade-offs":[120],"involved,":[121],"develop":[123],"CACTI-based":[125],"modeling":[126],"tool":[127],"carry":[129],"out":[130],"extensive":[131],"simulations":[132],"over":[133],"wide":[135],"range":[136],"parameters.":[139]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}